





SLAS290B - OCTOBER 2001 - REVISED MARCH 2002

3-V, 10-Bit, 40-MSPS CMOS ANALOG-TO-DIGITAL CONVERTER

FEATURES

- Analog Supply 3 V
- Digital Supply 3 V
- Configurable Input Functions:
 - Single Ended
 - Differential
- Differential Nonlinearity: ±0.45 LSB
- Signal-to-Noise: 60 dB Typ at 4.8 MHz
- Spurious Free Dynamic Range: 72 dB
- Adjustable Internal Voltage Reference
- On-Chip Voltage Reference Generator
- Unsigned Binary Data Output
- Out-of-Range Indicator
- Power-Down Mode

APPLICATIONS

- Video/CCD Imaging
- Communications
- Set-Top Box
- Medical

DESCRIPTION

The THS1040 is a CMOS, low power, 10-bit, 40-MSPS analog-to-digital converter (ADC) that operates from a single 3-V supply. The THS1040 has been designed to give circuit developers flexibility. The analog input to the THS1040 can be either single-ended or differential. The THS1040 provides a wide selection of voltage references to match the user's design requirements. For more design flexibility, the internal reference can be

bypassed to use an external reference to suit the dc accuracy and temperature drift requirements of the application. The out-of-range output indicates any out-of-range condition in THS1040's input signal.

The speed, resolution, and single-supply operation of the THS1040 are suited to applications in set-top-box (STB), video, multimedia, imaging, high-speed acquisition, and communications. The speed and resolution ideally suit charge-couple device (CCD) input systems such as color scanners, digital copiers, digital cameras, and camcorders. A wide input voltage range allows the THS1040 to be applied in both imaging and communications systems.

The THS1040C is characterized for operation from 0° C to 70° C, while the THS1040I is characterized for operation from -40° C to 85° C.

28-PIN TSSOP/SOIC PACKAGE (TOP VIEW)






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



AVAILABLE OPTIONS

т.	PACKAGED DEVICES				
TA	28-TSSOP (PW)	28-SOIC (DW)			
0°C to 70°C	THS1040CPW	THS1040CDW			
-40°C to 85°C	THS1040IPW	THS1040IDW			

functional block diagram



NOTE: A1 – Internal bandgap reference A2 – Internal ADC reference generator



Terminal Functions

TERMINAL			DECODINE
NAME	NO.	1/0	DESCRIPTION
AGND	1, 19	I	Analog ground
AIN+	27	I	Positive analog input
AIN-	25	I	Negative analog input
AV_{DD}	28	I	Analog supply
BIASREF	21	0	When the MODE pin is at AV_{DD} , a buffered $AV_{DD}/2$ is present at this pin that can be used by external input biasing circuits. The output is high impedance when MODE is AGND or $AV_{DD}/2$.
CLK	15	ı	Clock input
DGND	14	ı	Digital ground
DV_DD	2	ı	Digital supply
D0 D1 D2 D3 D4 D5 D6 D7 D8	3 4 5 6 7 8 9 10 11	0	Digital data bit 0 (LSB) Digital data bit 1 Digital data bit 2 Digital data bit 3 Digital data bit 4 Digital data bit 5 Digital data bit 6 Digital data bit 7 Digital data bit 8 Digital data bit 9 (MSB)
MODE	23	I	Operating mode select (AGND, AV _{DD} /2, or AV _{DD})
ŌE	16	ı	High to 3-state the data bus, low to enable the data bus
OVR	13	0	Out-of-range indicator
REFB	24	I/O	Bottom ADC reference voltage
REFSENSE	18	I	VREF mode control
REFT	22	I/O	Top ADC reference voltage
STBY	17	I	Drive high to power-down the THS1040
TEST	20	I	Production test pin. Tie to DV _{DD} or DGND
VREF	26	I/O	Internal or external reference

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range: AV _{DD} to AGND, DV _{DD} to DGND	0.3 V to 4 V
AGND to DGND	$\ldots\ldots$ –0.3 V to 0.3 V
AV _{DD} to DV _{DD}	4 V to 4 V
MODE input voltage range, MODE to AGND	\dots -0.3 V to AV _{DD} + 0.3 V
Reference voltage input range, REFT, REFB, to AGND	\dots -0.3 V to AV _{DD} + 0.3 V
Analog input voltage range, AIN to AGND	\dots -0.3 V to AV _{DD} + 0.3 V
Reference input voltage range, VREF to AGND	\dots -0.3 V to AV _{DD} + 0.3 V
Reference output voltage range, VREF to AGND	\dots -0.3 V to AV _{DD} + 0.3 V
Clock input voltage range, CLK to AGND	\dots -0.3 V to AV _{DD} + 0.3 V
Digital input voltage range, digital input to DGND	\dots -0.3 V to DV _{DD} + 0.3 V
Digital output voltage range, digital output to DGND	\dots -0.3 V to DV _{DD} + 0.3 V
Operating junction temperature range, T _J	0°C to 150°C
Storage temperature range, T _{Stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 in) from case for 10 seconds	300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Supply voltage, AV _{DD} , DV _{DD}			3	3	3.6	V
High-level digital input, VIH			DV _{DD}		DV_{DD}	V
Low-level digital input, V _{IL}			DGND		DGND	٧
Minimum digital output load resistance, R _L		100			kΩ	
Maximum digital output load capacitance, C _L				10	pF	
Clock frequency, f _{Clk}			5		40	MHz
Clock duty cycle		45%	50%	55%		
Operating free-air temperature	THS1040C		0	25	70	°C
	THS1040I		-40	25	85	٠

electrical characteristics over recommended operating conditions, $AV_{DD} = 3 \text{ V}$, $DV_{DD} = 3 \text{ V}$, $f_s = 40 \text{ MSPS/}50\%$ duty cycle, $MODE = AV_{DD}$ (internal reference), differential input range = 1 V_{PP} and 2 V_{PP} , $T_A = T_{min}$ to T_{max} (unless otherwise noted)

dc accuracy

	PARAMETER	MIN	TYP	MAX	UNIT	
	Resolution		10		Bits	
INL	Integral nonlinearity (see definitions)	<u>±</u>	0.75	±1.5	LSB	
DNL	Differential nonlinearity (see definitions)	<u>±</u>	0.45	±0.9	LSB	
	Zero error (see definitions)		0.7	1.5	%FSR	
	Full-scale error (see definitions)		2.2	3	%FSR	
	Missing code	No mi	ssing c	code assured		



electrical characteristics over recommended operating conditions, $AV_{DD} = 3 \text{ V}$, $DV_{DD} = 3 \text{ V}$, $F_S = 40 \text{ MSPS/}50\%$ duty cycle, $F_S = 40 \text{ MSPS/}50\%$ duty

power supply

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AV_{DD}	Supplyvoltage		3		3.6	V
DV_{DD}	Supply voltage		3		3.6	٧
Icc	Operating supply current	All circuits active		33	40	mA
PD	Power dissipation	All circuits active		100	120	mW
P _D (STBY)	Standby power			75		μW
	Power up time for all references from standby, t(PU)			770		μs
t(WU)	Wake-up time	See Note 1		45		μs

NOTE 1: Wake-up time is from the power-down state to accurate ADC samples being taken and is specified for MODE = AGND with external reference sources applied to the device at the time of release of power-down, and an applied 40-MHz clock. Circuits that need to power up are the bandgap, bias generator, ADC, and SHA.

analog inputs

	MIN	NOM	MAX	UNIT
Differential analog input voltage, V _{I(AIN)} = AIN+ – AIN– (see Note 2)	-1		1	V
Reference input voltage, V _{I(VREF)}	0.5		1	V

NOTE 2: Any input common mode voltage is acceptable provided that the voltages at pins AIN+ and AIN- stay between AGND and AVDD at all times.

REFT, REFB external ADC reference voltages inputs (MODE = AGND)

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Reference input voltage (REFT–REFB)		0.5		1	V
Reference common mode voltage (REFT + REFB)/2	$AV_{DD} = 3$		1.5		V
Input resistance between REFT and REFB			1.9		kΩ

REFT, REFB internal ADC reference voltages outputs (MODE = AV_{DD} or $AV_{DD}/2$)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
Deference voltage ton DEET	VREF = 0.5 V	A\/ 2\/		1.75		V	
Reference voltage top, REFT	VREF = 1 V	AVDD = 3 V		2]	
Reference voltage bottom, REFB	VREF = 0.5 V	A\/ 2\/		1.25		V	
	VREF = 1 V	$AV_{DD} = 3 V$		1		V	

VREF (on-chip voltage reference generator)

PARAMETER	MIN	TYP	MAX	UNIT
Internal 0.5-V reference voltage (REFSENSE = VREF)	0.45	0.5	0.55	V
Internal 1-V reference voltage (REFSENSE = AGND)	0.95	1	1.05	V
External reference voltage (REFSENSE = AV _{DD})	0.5		1	V
Reference input resistance (REFSENSE = AV _{DD} , MODE = AV _{DD} /2 or AV _{DD})		14		kΩ



electrical characteristics over recommended operating conditions, $AV_{DD} = 3 \text{ V}$, $DV_{DD} = 3 \text{ V}$, $f_s = 40 \text{ MSPS/}50\%$ duty cycle, $MODE = AV_{DD}$ (internal reference), differential input range = 1 V_{P-P} and 2 V_{P-P} , $T_A = T_{min}$ to T_{max} (unless otherwise noted) (continued)

dynamic performance (ADC)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ENOB	Effective number of bits	f = 4.8 MHz, -0.5 dBFS	8.8	9.6		Bits	
ENOB		f = 20 MHz, -0.5 dBFS		9.5		DIIS	
SFDR	Spurious froe dynamic ronge	f = 4.8 MHz, -0.5 dBFS	60.5	72		dB	
SFUR	Spurious free dynamic range	f = 20 MHz, -0.5 dBFS		70		aB	
THD	Total harmonic distortion	f = 4.8 MHz, -0.5 dBFS		-72.5	-61.3	dB	
לחו		f = 20 MHz, -0.5 dBFS		-71.6		иь	
SNR	Cignal to naise ratio	f = 4.8 MHz, -0.5 dBFS	55.7	60		dB	
SINK	Signal-to-noise ratio	f = 20 MHz, -0.5 dBFS		57		ив	
CINIAD	Signal-to-noise and distortion	f = 4.8 MHz, -0.5 dBFS	55.6	59.7		dB	
SINAD		f = 20 MHz, -0.5 dBFS		59.6		uВ	
BW	Full power bandwidth (–3 dB)			900		MHz	

digital specifications


	PARMETER		MIN	NOM	MAX	UNIT
Digital Inp	outs					
V	High-level input voltage	Clock input	$0.8 \times AV_{DD}$			V
VIH	nigh-level input voltage	All other inputs	$0.8 \times AV_{DD}$			V
\/	Low-level input voltage	Clock input			$0.2 \times \text{AV}_{DD}$	V
VIL	Low-level input voltage	All other inputs			$0.2 \times \text{DV}_{DD}$	V
lн	High-level input current				1	μΑ
I _I L	Low-level input current				-1	μΑ
Ci	Input capacitance			5		pF
Digital Ou	itputs					
VOH	High-level output voltage	I _{load} = 50 μA	DV _{DD} -0.4			V
VOL	Low-level output voltage	$I_{load} = -50 \mu A$			0.4	V
	High-impedance output current				±1	μΑ
	Rise/fall time	C _{load} = 15 pF		3.5		ns
Clock Inp	ut		•			
t _C	Clock cycle time		25		200	ns
tw(CKH)	Pulse duration, clock high		11.25		110	ns
tw(CKL)	Pulse duration, clock low		11.25		110	ns
	Clock duty cycle		45%	50%	55%	
t _d (o)	Clock to data valid, delay time			9.5	16	ns
	Pipeline latency			4		Cycles
t _d (AP)	Aperture delay time			0.1		ns
	Aperture uncertainty (jitter)			1		ps

timing

PARAMETER			TYP	MAX	UNIT
t _d (DZ)	Output disable to Hi-Z output, delay time	0		10	ns
t _{d(DEN)}	Output enable to output valid, delay time	0		10	ns



PARAMETER MEASUREMENT INFORMATION



NOTE A: All timing measurements are based on 50% of edge transition.

Figure 1. Digital Output Timing Diagram



DIFFERENTIAL NONLINEARITY




Figure 2

INTEGRAL NONLINEARITY







Figure 3

INTEGRAL NONLINEARITY









SIGNAL-TO-NOISE RATIO **INPUT FREQUENCY** 61 Diff Input = 2 V SE Input = 2 V 59 SNR - Signal-to-Noise Ratio - dB Diff Input = 1 V 57 55 53 SE Input = 1 V 51 49 See Note 47 10 20 30 40 50 60 70 80 90 100 110 120 f_i - Input Frequency - MHz Figure 7




Figure 8

NOTE: $AV_{DD} = DV_{DD} = 3 \text{ V}$, CLK = 40 MSPS, 20-pF capacitors AIN+ to AGND and AIN- to AGND, Input series resistor = 25Ω , 2-V Input: Ext Ref, REFT = 2 V, REFB = 1 V, -0.5 dBFS

1-V Input: Ext Ref, REFT = 1.75 V, REFB = 1.25 V, -0.5 dBFS




SIGNAL-TO-NOISE PLUS DISTORTION TOTAL HARMONIC DISTORTION **INPUT FREQUENCY** Diff Input = 2 V SINAD - Signal-to-Noise Plus Distortion - dB -82 57 Diff Input = 1 V THD - Total Harmonic Distortion - dB -72 52 -62 47 SE Input = 1 V -52 42 SE Input = 2 V 37 -42 See Note See Note 32 0 10 20 30 40 50 60 70 80 90 100 110 120 0 10 20 30 40 50 60 70 80 90 100 110 120 fi - Input Frequency - MHz fi - Input Frequency - MHz


INPUT FREQUENCY Diff Input = 2 V Diff Input = 1 V SE Input = 1 V SE Input = 2 V

Figure 9 Figure 10


NOTE: AVDD = DVDD = 3 V, CLK = 40 MSPS, 20-pF capacitors AIN+ to AGND and AIN- to AGND, Input series resistor = 25 Ω ,


2-V Input: Ext Ref, REFT = 2 V, REFB = 1 V, -0.5 dBFS 1-V Input: Ext Ref, REFT = 1.75 V, REFB = 1.25 V, -0.5 dBFS












INPUT BANDWIDTH $AV_{DD} = 3 V$ $DV_{DD} = 3 V$ $f_S = 40$ MSPS 2 Amplitude – dB 0 -2 -4 -6 See Note 100 300 500 700 1100 10 900 f_i - Input Frequency - MHz Figure 15

NOTE: No series resistors and no bypass capacitors at AIN+ and AIN- inputs.






Figure 17





Figure 18



functional overview

See the functional block diagram. A single-ended, sample rate clock is required at pin CLK for device operation. Analog inputs AIN+ and AIN- are sampled on each rising edge of CLK in a switched capacitor sample and hold unit, the output of which feeds the ADC core, where analog-to-digital conversion is performed against the ADC reference voltages REFT and REFB.

Internal or external ADC reference voltage configurations are selected by connecting the MODE pin appropriately. When MODE = AGND, the user must provide external sources at pins REFB and REFT. When MODE = AV_{DD} or MODE = AV_{DD} /2, an internal ADC references generator (A2) is enabled which drives the REFT and REFB pins using the voltage at pin VREF as its input. The user can choose to drive VREF from the internal bandgap reference, or disable A1 and provide their own reference voltage at pin VREF.

On the fourth rising CLK edge following the edge that sampled AIN+ and AIN-, the conversion result is output via data pins D0 to D9. The output buffers can be disabled by pulling pin $\overline{\text{OE}}$ high.

The following sections explain further:

- How signals flow from AIN+ and AIN- to the ADC core, and how the reference voltages at REFT and REFB set the ADC input range and hence the input range at AIN+ and AIN-.
- How to set the ADC references REFT and REFB using external sources or the internal reference buffer (A2) to match the device input range to the input signal.
- How to set the output of the internal bandgap reference (A1) if required.

signal processing chain (sample and hold, ADC)

Figure 20 shows the signal flow through the sample and hold unit to the ADC core.




Figure 20. Analog Input Signal Flow



sample-and-hold

Differential input signal sources can be connected directly to the AIN+ and AIN- pins using either dc- or ac-coupling.

For single-ended sources, the signal can be dc- or ac-coupled to one of AIN+ or AIN-, and a suitable reference voltage (usually the midscale voltage, see *operating configuration examples*) must be applied to the other pin. Note that connecting the signal to AIN- results in it being inverted during sampling.

The sample and hold differential output voltage VQ = (VQ+) - (VQ-) is given by:

$$VQ = (AIN+) - (AIN-)$$
 (1)

analog-to-digital converter

VQ is digitized by the ADC, using the voltages at pins REFT and REFB to set the ADC zero-scale (code 0) and full-scale (code 1023) input voltages.

$$VQ(ZS) = -(REFT - REFB)$$
 (2)

$$VQ(FS) = (REFT - REFB)$$
 (3)

Any inputs at AIN+ and AIN- that give VQ voltages less than VQ(ZS) or greater than VQ(FS) lie outside the ADC's conversion range and attempts to convert such voltages are signalled by driving pin OVR high when the conversion result is output. VQ voltages less than VQ(ZS) digitize to give ADC output code 0 and VQ voltages greater than VQ(FS) give ADC output code 1023.

complete system and system input range

Combining the above equations to find the input voltages [(AIN+) - (AIN-)] that correspond to the limits of the ADC's valid input range gives:

$$(REFB - REFT) \le [(AIN +) - (AIN -)] \le (REFT - REFB) \tag{4}$$

For both single-ended and differential inputs, the ADC can thus handle signals with a peak-to-peak input range [(AIN+) – (AIN–)] of:

$$[(AIN+) - (AIN-)] pk-pk input range = 2 x (REFT - REFB)$$
(5)

The REFT and REFB voltage difference and the gain sets the device input range. The next sections describe in detail the various methods available for setting voltages REFT and REFB to obtain the desired input span and device performance.



ADC reference generation

The THS1040 ADC references REFT and REFB can be driven from external (off-chip) sources or from the internal (on-chip) reference buffer A2. The voltage at the MODE pin determines the ADC references source.

Connecting MODE to AGND enables external ADC references mode. In this mode the internal buffer A2 is powered down and the user must provide the REFT and REFB voltages by connecting external sources directly to these pins. This mode is useful where several THS1040 devices must share common references for best matching of their ADC input ranges, or when the application requires better accuracy and temperature stability than the on-chip reference source can provide.

Connecting MODE to AV_{DD} or $AV_{DD}/2$ enables internal ADC references mode. In this mode the buffer A2 is powered up and drives the REFT and REFB pins. External reference sources should not be connected in this mode. Using internal ADC references mode when possible helps to reduce the component count and hence the system cost.

When MODE is connected to AV_{DD} , a buffered $AV_{DD}/2$ voltage is available at the BIASREF pin. This voltage can be used as a dc bias level for any ac-coupling networks connecting the input signal sources to the AIN+ and AIN- pins.

MODE PIN	REFERENCE SELECTION	BIASREF PIN FUNCTION
AGND	External	High impedance
AV _{DD} /2	Internal	High impedance
AV_{DD}	Internal	AV _{DD} /2 for AIN± bias

external reference mode (MODE = AGND)




Figure 21. ADC Reference Generation, MODE = AGND

Connecting pin MODE to AGND powers down the internal references buffer A2 and disconnects its outputs from the REFT and REFB pins. The user must connect REFT and REFB to external sources to provide the ADC reference voltages required to match the THS1040 input range to their application requirements. The common-mode reference voltage must be $AV_{DD}/2$ for correct THS1040 operation:

$$\frac{(REFT + REFB)}{2} = \frac{AV_{DD}}{2} \tag{6}$$



internal reference mode (MODE = AV_{DD} or $AV_{DD}/2$)




Figure 22. ADC Reference Generation, MODE = AV_{DD}/2

Connecting MODE to AV_{DD} or $AV_{DD}/2$ enables the internal ADC references buffer A2. The outputs of A2 are connected to the REFT and REFB pins and its inputs are connected to pins VREF and AGND. The resulting voltages at REFT and REFB are:

$$REFT = \frac{\left(AV_{DD} + VREF\right)}{2}$$
 (7)

$$REFB = \frac{\left(AV_{DD} - VREF\right)}{2}$$
 (8)

Depending on the connection of the REFSENSE pin, the voltage on VREF may be driven by an off-chip source or by the internal bandgap reference A1 (see *onboard reference generator*) to match the THS1040 input range to their application requirements.

When MODE = AV_{DD} the BIASREF pin provides a buffered, stabilized $AV_{DD}/2$ output voltage that can be used as a bias reference for ac coupling networks connecting the signal sources to the AIN+ or AIN- inputs. This removes the need for the user to provide a stabilized external bias reference.

internal reference mode (MODE = AV_{DD} or $AV_{DD}/2$) (continued)




Figure 23. Internal Reference Mode, 1-V Reference Span




Figure 24. Internal Reference Mode, 0.5-V Reference Span, Single-Ended Input



onboard reference generator configuration

The internal bandgap reference A1 can provide a supply-voltage-independent and temperature-independent voltage on pin VREF.

External connections to REFSENSE control A1's output to the VREF pin as shown in Table 1.

REFSENSE CONNECTION	A1 OUTPUT TO VREF	SEE:
VREF pin	0.5 V	Figure 25
AGND	1 V	Figure 26
External divider junction	$(1 + R_a/R_b)/2 V$	Figure 27
AV_DD	Open circuit	Figure 28

REFSENSE = AV_{DD} powers the internal bandgap reference A1 down, saving power when A1 is not required. If MODE is connected to AV_{DD} or $AV_{DD}/2$, then the voltage at VREF determines the ADC reference voltages:

$$REFT = \frac{AV_{DD}}{2} + \frac{VREF}{2}$$
 (9)

$$REFB = \frac{AV_{DD}}{2} - \frac{VREF}{2}$$
 (10)

$$REFT-REFB = VREF \tag{11}$$




Figure 25. 0.5-V VREF Using the Internal Bandgap Reference A1

onboard reference generator configuration (continued)




Figure 26. 1-V VREF Using the Internal Bandgap Reference A1




Figure 27. External Divider Mode



onboard reference generator configuration (continued)




Figure 28. Drive VREF Mode

operating configuration examples

Figure 29 shows a configuration using the internal ADC references for digitizing a single-ended signal with span 0 V to 2 V. Tying REFSENSE to ground gives 1 V at pin VREF. Tying MODE to $AV_{DD}/2$ then sets the REFT and REFB voltages via the internal reference generator for a 2- V_{p-p} ADC input range. The VREF pin provides the 1-V mid-scale bias voltage required at AIN–. VREF should be well decoupled to AGND to prevent sample-and-hold switching at AIN– from corrupting the VREF voltage.




Figure 29. Operating Configuration: 2-V Single-Ended Input, Internal ADC References



operating configuration examples (continued)

Figure 30 shows a configuration using the internal ADC references for digitizing a dc-coupled differential input with 1.5-V_{p-p} span and 1.5-V common-mode voltage. External resistors are used to set the internal bandgap reference output at VREF to 0.75 V. Tying MODE to AV_{DD} then sets the REFT and REFB voltages via the internal reference generator for a 1.5-V_{p-p} ADC input range.

If a transformer is used to generate the differential ADC input from a single-ended signal, then the BIASREF pin provides a suitable bias voltage for the secondary windings center tap when MODE = AV_{DD}.




Figure 30. Operating Configuration: 1.5-V Differential Input, Internal ADC References

Figure 31 shows a configuration using the internal ADC references and an external VREF source for digitizing a dc-coupled single-ended input with span 0.5 V to 2 V. A 1.25-V external source provides the bias voltage for the AIN– pin and also, via a buffered potential divider, the 0.75 VREF voltage required to set the input range to 1.5 V_{D-D} MODE is tied to AV $_{DD}$ to set internal ADC references configuration.




Figure 31. Operating Configuration: 1.5-V Single-Ended Input, External VREF Source



power management

In power-sensitive applications (such as battery-powered systems) where the THS1040 is not required to convert continuously, power can be saved between conversion intervals by placing the THS1040 into power-down mode. This is achieved by pulling the STBY pin high. In power-down mode, the device typically consumes less than 0.1 mW of power.

If the internal VREF generator (A1) is not required, it can be powered down by tying pin REFSENSE to AV_{DD}, saving approximately 1.2 mA of supply current.

If the BIASREF function is not required when using internal references then tying MODE to AV_{DD}/2 powers the BIASREF buffer down, saving approximately 1.2 mA.

digital I/O

While the \overline{OE} pin is held low, ADC conversion results are output at pins D0 (LSB) to D9 (MSB). The ADC input over-range indicator is output at pin OVR. OVR is also disabled when \overline{OE} is held high.

The only ADC output data format supported is unsigned binary (output codes 0 to 1023). Twos complement output (output codes –512 to 511) can be obtained by using an external inverter to invert the D9 output.



driving the THS1040 analog inputs

driving the clock input

Obtaining good performance from the THS1040 requires care when driving the clock input.

Different sections of the sample-and-hold and ADC operate while the clock is low or high. The user should ensure that the clock duty cycle remains near 50% to ensure that all internal circuits have as much time as possible in which to operate.

The CLK pin should also be driven from a low jitter source for best dynamic performance. To maintain low jitter at the CLK input, any clock buffers external to the THS1040 should have fast rising edges. Use a fast logic family such as AC or ACT to drive the CLK pin, and consider powering any clock buffers separately from any other logic on the PCB to prevent digital supply noise appearing on the buffered clock edges as jitter.

As the CLK input threshold is nominally around $AV_{DD}/2$, any clock buffers need to have an appropriate supply voltage to drive above and below this level.

driving the sample and hold inputs

driving the AIN+ and AIN- pins

Figure 32 shows an equivalent circuit for the THS1040 AIN+ and AIN- pins. The load presented to the system at the AIN pins comprises the switched input sampling capacitor, C_{Sample} , and various stray capacitances, C_1 and C_2 .




Figure 32. Equivalent Circuit for Analog Input Pins AIN+ and AIN-

The input current pulses required to charge C_{Sample} and C₂ can be time averaged and the switched capacitor circuit modelled as an equivalent resistor:

$$R_{IN2} = \frac{1}{C_S \times f_{CLK}}$$
 (12)

where C_S is the sum of C_{Sample} and C_2 . This model can be used to approximate the input loading versus source resistance for high impedance sources.






Figure 33. Equivalent Circuit for the AIN Switched Capacitor Input

AIN input damping

The charging current pulses into AIN+ and AIN- can make the signal sources jump or ring, especially if the sources are slightly inductive at high frequencies. Inserting a small series resistor of 20 Ω or less and a small capacitor to ground of 20 pF or less in the input path can damp source ringing (see Figure 34). The resistor and capacitor values can be made larger than 20 Ω and 20 pF if reduced input bandwidth and a slight gain error (due to potential division between the external resistors and the AIN equivalent resistors) are acceptable.

Note that the capacitors should be soldered to a clean analog ground with a common ground point to prevent any voltage drops in the ground plane appearing as a differential voltage at the ADC inputs.




Figure 34. Damping Source Ringing Using a Small Resistor and Capacitor

driving the VREF pin

Figure 35 shows the equivalent load on the VREF pin when driving the ADC internal references buffer via this pin (MODE = $AV_{DD}/2$ or AV_{DD} and REFSENSE = AV_{DD}).




Figure 35. Equivalent Circuit of VREF

The nominal input current I_{RFF} is given by:

$$I_{REF} = \frac{3 V_{REF} - AV_{DD}}{4 \times R_{IN}}$$
 (13)



driving the VREF pin (continued)

Note that the maximum current may be up to 30% higher. The user should ensure that VREF is driven from a low noise, low drift source, well decoupled to analog ground and capable of driving the maximum I_{REF}.

driving REFT and REFB (external ADC references, MODE = AGND)




Figure 36. Equivalent Circuit of REFT and REFB Inputs

reference decoupling

VREF pin

When the on-chip reference generator is enabled, the VREF pin should be decoupled to the circuit board's analog ground plane close to the THS1040 AGND pin via a $1-\mu$ F capacitor and a $0.1-\mu$ F ceramic capacitor.

REFT and REFB pins

In any mode of operation, the REFT and REFB pins should be decoupled as shown in Figure 37. Use short board traces between the THS1040 and the capacitors to minimize parasitic inductance.




Figure 37. Recommended Decoupling for the ADC Reference Pins REFT and REFB

BIASREF pin

When using the on-chip BIASREF source, the BIASREF pin should be decoupled to the circuit board's analog ground plane close to the THS1040 AGND pin via a $1-\mu$ F capacitor and a $0.1-\mu$ F ceramic capacitor.



supply decoupling

The analog (AV_{DD}, AGND) and digital (DV_{DD}, DGND) power supplies to the THS1040 must be separately decoupled for best performance. Each supply needs at least a 10- μ F electrolytic or tantalum capacitor (as a charge reservoir) and a 100-nF ceramic type capacitor placed as close as possible to the respective pins (to suppress spikes and supply noise).

digital output loading and circuit board layout

The THS1040 outputs are capable of driving rail-to-rail with up to 10 pF of load per pin at 40-MHz clock frequency and 3-V digital supply. Minimizing the load on the outputs improves THS1040 signal-to-noise performance by reducing the switching noise coupling from the THS1040 output buffers to the internal analog circuits. The output load capacitance can be minimized by buffering the THS1040 digital outputs with a low input capacitance buffer placed as close to the output pins as physically possible, and by using the shortest possible tracks between the THS1040 and this buffer. Inserting small resistors in the range 100 Ω to 300 Ω between the THS1040 I/O outputs and their loads can help minimize the output-related noise in noise-critical applications.

Noise levels at the output buffers, which may affect the analog circuits within THS1040, increase with the digital supply voltage. Where possible, consider using the lowest DV_{DD} that the application can tolerate.

Use good layout practices when designing the application PCB to ensure that any off-chip return currents from the THS1040 digital outputs (and any other digital circuits on the PCB) do not return via the supplies to any sensitive analog circuits. The THS1040 should be soldered directly to the PCB for best performance. Socketing the device degrades performance by adding parasitic socket inductance and capacitance to all pins.

user tips for obtaining best performance from the THS1040

- Choose differential input mode for best distortion performance.
- Choose a 2-V ADC input span for best noise performance.
- Choose a 1-V ADC input span for best distortion performance.
- Drive the clock input CLK from a low-jitter, fast logic stage, with a well-decoupled power supply and short PCB traces.
- Use a small RC filter (typically 20 Ω and 20 pF) between the signal source(s) the AIN+ (and AIN-) input(s) when the systems bandwidth requirements allow this.



definitions

- Integral nonlinearity (INL)—Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero to full scale. The point used as zero occurs 1/2 LSB before the first code transition. The full-scale point is defined as a level 1/2 LSB beyond the last code transition. The deviation is measured from the center of each particular code to the true straight line between these two endpoints.
- Differential nonlinearity (DNL)—An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Therefore this measure indicates how uniform the transfer function step sizes are. The ideal step size is defined here as the step size for the device under test (i.e., (last transition level first transition level) ÷ (2ⁿ 2)). Using this definition for DNL separates the effects of gain and offset error. A minimum DNL better than –1 LSB ensures no missing codes.
- Zero-error—Zero-error is defined as the difference in analog input voltage—between the ideal voltage and
 the actual voltage—that switches the ADC output from code 0 to code 1. The ideal voltage level is
 determined by adding the voltage corresponding to 1/2 LSB to the bottom reference level. The voltage
 corresponding to 1 LSB is found from the difference of top and bottom references divided by the number
 of ADC output levels (1024).
- Full-scale error—Full-scale error is defined as the difference in analog input voltage—between the ideal voltage and the actual voltage—that switches the ADC output from code 1022 to code 1023. The ideal voltage level is determined by subtracting the voltage corresponding to 1.5 LSB from the top reference level. The voltage corresponding to 1 LSB is found from the difference of top and bottom references divided by the number of ADC output levels (1024).
- Wake-up time—Wake-up time is from the power-down state to accurate ADC samples being taken and is specified for MODE = AGND with external reference sources applied to the device at the time of release of power-down, and an applied 40-MHz clock. Circuits that need to power up are the bandgap, bias generator, ADC, and SHA.
- Power-up time—Power-up time is from the power-down state to accurate ADC samples being taken and
 is specified for MODE = AV_{DD}/2 or AV_{DD} and an applied 40-MHz clock. Circuits that need to power up
 include VREF reference generation (A1), bias generator, ADC, the SHA, and the on-chip ADC reference
 generator (A2).
- Aperture delay—The delay between the 50% point of the rising edge of the clock and the instant at which the analog input is sampled.
- Aperture uncertainty (Jitter)—The sample-to-sample variation in aperture delay.




MECHANICAL DATA

DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013

MECHANICAL DATA

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated