SN74CBT16210C 20-BIT FET BUS SWITCH 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION SCDS115C – JANUARY 2003 – REVISED OCTOBER 2003

 Member of the Texas Instruments Widebus™ Family 	DGG, DGV, OR DL PACKAGE (TOP VIEW)
 Undershoot Protection for Off-Isolation on A and B Ports Up To -2 V 	NC $\begin{bmatrix} 1 & 48 \end{bmatrix} 1\overline{OE}$ 1A1 $\begin{bmatrix} 2 & 47 \end{bmatrix} 2\overline{OE}$
 Bidirectional Data Flow, With Near-Zero Propagation Delay 	1A2 [] 3 46 [] 1B1 1A3 [] 4 45 [] 1B2
 Low ON-State Resistance (r_{on}) Characteristics (r_{on} = 3 Ω Typical) 	1A4 [] 5 44 [] 1B3 1A5 [] 6 43 [] 1B4
 Low Input/Output Capacitance Minimizes Loading and Signal Distortion (C_{io(OFF)} = 5.5 pF Typical) 	1A6 [] 7 42]] 1B5 GND [] 8 41]] GND 1A7 [] 9 40]] 1B6
 Data and Control Inputs Provide Undershoot Clamp Diodes 	1A8 [] 10 39 [] 1B7 1A9 [] 11 38 [] 1B8
 Low Power Consumption (I_{CC} = 3 μA Max) 	1A10 [] 12 37 [] 1B9 2A1 [] 13 36 [] 1B10 2A2 [] 14 35 [] 2B1
 V_{CC} Operating Range From 4 V to 5.5 V Data I/Os Support 0 to 5-V Signaling Levels 	V _{CC} [15 34] 2B2 2A3 [16 33] 2B3
 (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V) Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs 	GND [] 17 32]] GND 2A4 [] 18 31]] 2B4 2A5 [] 19 30]] 2B5
 I_{off} Supports Partial-Power-Down Mode Operation 	2A6 20 29 2B6 2A7 2 21 28 2B7
 Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II 	2A8 22 27 2B8 2A9 23 26 2B9 2A10 24 25 2B10
ESD Performance Tested Per JESD 22	2A10 24 25 2B10

NC – No internal connection

	- 1000-V Charged-Device Model (C101)
•	Supports Both Digital and Analog
	Applications: PCI Interface, Memory
	Interleaving, Bus Isolation, Low-Distortion
	Signal Gating

– 2000-V Human-Body Model

(A114-B, Class II)

description/ordering information

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DL	Tube	SN74CBT16210CDL	007400400
−40°C to 85°C	550P - DL	Tape and reel	SN74CBT16210CDLR	CBT16210C
	TSSOP – DGG	Tube	SN74CBT16210CDGG	CBT16210C
	1350P - DGG	Tape and reel	SN74CBT16210CDGGR	CB110210C
	TVSOP – DGV	Tape and reel	SN74CBT16210CDGVR	CY210C

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN74CBT16210C 20-BIT FET BUS SWITCH 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION

SCDS115C - JANUARY 2003 - REVISED OCTOBER 2003

description/ordering information (continued)

The SN74CBT16210C is a high-speed TTL-compatible FET bus switch with low ON-state resistance (r_{on}), allowing for minimal propagation delay. Active Undershoot-Protection Circuitry on the A and B ports of the SN74CBT16210C provides protection for undershoot up to -2 V by sensing an undershoot event and ensuring that the switch remains in the proper OFF state.

The SN74CBT16210C is organized as two 10-bit bus switches with separate output-enable (1OE, 2OE) inputs. It can be used as two 10-bit bus switches or as one 20-bit bus switch. When \overline{OE} is low, the associated 10-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE is high, the associated 10-bit bus switch is OFF, and the high-impedance state exists between the A and B ports.


This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

INPUT OE	INPUT/OUTPUT A	FUNCTION					
L	В	A port = B port					
Н	Z	Disconnect					

FUNCTION TABLE (each 10-bit bus switch)


logic diagram (positive logic)





SN74CBT16210C 20-BIT FET BUS SWITCH 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION SCDS115C – JANUARY 2003 – REVISED OCTOBER 2003

simplified schematic, each FET switch (SW)



[†] EN is the internal enable signal applied to the switch.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

$\begin{array}{llllllllllllllllllllllllllllllllllll$	5 V to 7 V 5 V to 7 V 50 mA ±128 mA ±100 mA . 70°C/W . 58°C/W . 63°C/W
Storage temperature range, T _{stg} 65°C	to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to ground unless otherwise specified.
 - 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 3. V_I and V_O are used to denote specific conditions for V_{I/O}.
 - 4. II and IO are used to denote specific conditions for II/O.
 - 5. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 6)

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2	5.5	V
VIL	Low-level control input voltage	0	0.8	V
VI/O	Data input/output voltage	0	5.5	V
ТĄ	Operating free-air temperature	-40	85	°C

NOTE 6: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74CBT16210C 20-BIT FET BUS SWITCH 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION

SCDS115C - JANUARY 2003 - REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN TYP [†]	MAX	UNIT	
VIK	Control inputs	V _{CC} = 4.5 V,	I _{IN} = -18 mA			-1.8	V
VIKU	Data inputs	V _{CC} = 5 V,	0 mA > I _I \ge -50 mA, V _{IN} = V _{CC} or GND,	Switch OFF		-2	V
I _{IN}	Control inputs	V _{CC} = 5.5 V,	$V_{IN} = V_{CC} \text{ or } GND$			±1	μΑ
I _{OZ} ‡		V _{CC} = 5.5 V,	$V_{O} = 0$ to 5.5 V, $V_{I} = 0$,	Switch OFF, V _{IN} = V _{CC} or GND		±10	μA
loff		$V_{CC} = 0,$	$V_{O} = 0$ to 5.5 V,	$V_{\parallel} = 0$		10	μΑ
ICC		V _{CC} = 5.5 V,	I _{I/O} = 0, V _{IN} = V _{CC} or GND,	Switch ON or OFF		3	μA
∆ICC§	Control inputs	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND		2.5	mA
C _{in}	Control inputs	V _{IN} = 3 V or 0			4.5		pF
Cio(OFF	-)	V _{I/O} = 3 V or 0,	Switch OFF,	$V_{IN} = V_{CC}$ or GND	5.5		pF
Cio(ON)		V _{I/O} = 3 V or 0,	Switch ON,	$V_{IN} = V_{CC} \text{ or } GND$	14.5		pF
		$V_{CC} = 4 V,$ TYP at $V_{CC} = 4 V$	V ₁ = 2.4 V,	I _O = -15 mA	8	12	
ron¶				I _O = 64 mA	3	6	Ω
-		$V_{CC} = 4.5 V$	$V_{I} = 0$	I _O = 30 mA	3	6	
			V _I = 2.4 V,	I _O = -15 mA	5	10	

 V_{IN} and I_{IN} refer to control inputs. V_I , V_O , I_I , and I_O refer to data pins.

[†] All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

This is the increase in supply current for each input that is at the specified voltage level, rather than V_{CC} or GND.

¶ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER		ETER FROM TO (INPUT) (OUTPUT)		V _{CC} =	= 4 V	= V _{CC} ± 0.	= 5 V 5 V	UNIT
		(INPOT)	(001901)	MIN	MAX	MIN	MAX	
	^t pd [#]	A or B	B or A		0.24		0.15	ns
	ten	OE	A or B		6.5	1.5	6	ns
	^t dis	OE	A or B		6.5	1.5	6	ns

[#] The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



SN74CBT16210C **20-BIT FET BUS SWITCH** 5-V BUS SWITCH WITH -2-V UNDERSHOOT PROTECTION

SCDS115C - JANUARY 2003 - REVISED OCTOBER 2003

undershoot characteristics (see Figures 1 and 2)

	TEST CONDITIONS	MIN	TYPŤ	MAX	UNIT
νουτυ νοα		2	V _{OH} -0.3		V

[†] All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.




Figure 1. Device Test Setup





Figure 2. Transient Input Voltage (V_I) and Output Voltage (V_{OUTU}) Waveforms (Switch OFF)




SN74CBT16210C 20-BIT FET BUS SWITCH 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION

SCDS115C – JANUARY 2003 – REVISED OCTOBER 2003




PARAMETER MEASUREMENT INFORMATION

TEST	VCC	S1	RL	VI	CL	v_Δ
^t pd(s)	$\begin{array}{c} 5 \text{ V} \pm 0.5 \text{ V} \\ 4 \text{ V} \end{array}$	Open Open	500 Ω 500 Ω	V _{CC} or GND V _{CC} or GND	50 pF 50 pF	
tPLZ/tPZL	$\begin{array}{c} 5 \text{ V} \pm 0.5 \text{ V} \\ 4 \text{ V} \end{array}$	7 V 7 V	500 Ω 500 Ω	GND GND	50 pF 50 pF	0.3 V 0.3 V
^t PHZ ^{/t} PZH	$\begin{array}{c} 5 \text{ V} \pm 0.5 \text{ V} \\ 4 \text{ V} \end{array}$	Open Open	500 Ω 500 Ω	VCC VCC	50 pF 50 pF	0.3 V 0.3 V



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd(s). The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.





MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G**)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated