
- Receiver and Drivers Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard
 - SN65LVDS105 Receives Low-Voltage TTL (LVTTL) Levels
 - SN65LVDS104 Receives Differential Input Levels, ±100 mV
- Designed for Signaling Rates up to 630 Mbps
- Operates From a Single 3.3-V Supply
- Low-Voltage Differential Signaling With Typical Output Voltage of 350 mV and a 100- Ω Load
- Propagation Delay Time
 - SN65LVDS105 . . . 2.2 ns (Typ)
 - SN65LVDS104 . . . 3.1 ns (Typ)
- LVTTL Levels Are 5-V Tolerant
- Electrically Compatible With LVDS, PECL, LVPECL, LVTTL, LVCMOS, GTL, BTL, CTT, SSTL, or HSTL Outputs With External Networks
- Driver Outputs Are High Impedance When Disabled or With V_{CC} <1.5 V
- Bus-Pin ESD Protection Exceeds 16 kV
- SOIC and TSSOP Packaging


description

The SN65LVDS104 and SN65LVDS105 are a differential line receiver and a LVTTL input (respectively) connected to four differential line drivers that implement the electrical characteristics of low-voltage differential signaling (LVDS). LVDS, as specified in EIA/TIA-644 is a data signaling technique that offers low-power, low-noise coupling, and switching speeds to transmit data at speeds up to 655 Mbps at relatively long distances. (Note: The ultimate rate and distance



logic diagram (positive logic)

EN4



of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.)

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately $100\,\Omega$. The transmission media may be printed-circuit board traces, backplanes, or cables. Having the drivers integrated into the same substrate, along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of the signals repeated from the input. This is particularly advantageous in distribution or expansion of signals such as clock or serial data stream.

The SN65LVDS104 and SN65LVDS105 are characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



3Z

4Y

4Z

description (continued)

The SN65LVDS104 and SN65LVDS105 are members of a family of LVDS repeaters. A brief overview of the family is provided in the table below.

Selection Guide to LVDS Repeaters

DEVICE	NO. INPUTS	NO. OUTPUTS	PACKAGE	COMMENT
SN65LVDS22	2 LVDS	2 LVDS	16-pin D	Dual multiplexed LVDS repeater
SN65LVDS104	1 LVDS	4 LVDS	16-pin D	4-Port LVDS repeater
SN65LVDS105	1 LVTTL	4 LVDS	16-pin D	4-Port TTL-to-LVDS repeater
SN65LVDS108	1 LVDS	8 LVDS	38-pin DBT	8-Port LVDS repeater
SN65LVDS109	2 LVDS	8 LVDS	38-pin DBT	Dual 4-port LVDS repeater
SN65LVDS116	1 LVDS	16 LVDS	64-pin DGG	16-Port LVDS repeater
SN65LVDS117	2 LVDS	16 LVDS	64-pin DGG	Dual 8-port LVDS repeater

Function Tables


SN65LVDS104

SN65LVDS105

INPUT	OUTPUT		INF	TUT	OUTPUT		
$V_{ID} = V_A - V_B$	xEN	xΥ	χZ	Α	ENx	xΥ	χZ
X	Х	Z	Z	L	Н	L	Н
X	L	Z	Z	Н	Н	Н	L
V _{ID} ≥ 100 mV	Н	Н	L	Open	Н	L	Н
-100 mV < V _{ID} < 100 mV	Н	?	?	Х	L	Z	Z
$V_{ID} \le -100 \text{ mV}$	Н	L	Н	Х	Х	Z	Z

H = high level, L = low level, Z = high impedance, ? = indeterminate, X = don't care

equivalent input and output schematic diagrams





SN65LVDS104, SN65LVDS105 4-PORT LVDS AND 4-PORT TTL-TO-LVDS REPEATERS

SLLS396D-SEPTEMBER 1999 - REVISED MAY 2001

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	0.5 to 4 V
Voltage range: Enables, A ('LVDS105)	0.5 to 6 V
A, B, Y or Z	0.5 to 4 V
Electrostatic discharge (see Note 2); A, B, Y, Z, and GND	Class 3, A:16 kV, B: 600 V
Continuous power dissipation	See Dissipation Rating Table
Storage temperature range	–65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	OPERATING FACTOR‡ ABOVE T _A = 25°C	T _A = 85°C POWER RATING		
D	950 mW	7.6 mW/°C	494 mW		
PW	774 mW	6.2 mW/°C	402 mW		

[‡] This is the inverse of the junction-to-ambient thermal resistance when board-mounted (low-k) and with no air flow.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	3	3.3	3.6	V
High-level input voltage, VIH	2			V
Low-level input voltage, V _{IL}			0.8	V
Magnitude of differential input voltage, V_{ID}	0.1		0.6	V
Common-mode input voltage, V _{IC}	$\frac{ V_{ID} }{2}$	2.	$4 - \frac{ V_{1D} }{2}$	٧
		V	′CC ^{–0.8}	V
Operating free-air temperature, T _A	-40		85	°C



NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

^{2.} Tested in accordance with MIL-STD-883C Method 3015.7

SN65LVDS104, SN65LVDS105 4-PORT LVDS AND 4-PORT TTL-TO-LVDS REPEATERS

SLLS396D- SEPTEMBER 1999 - REVISED MAY 2001

SN65LVDS104 electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
V _{IT+}	Positive-going differential input voltage threshold	See Figure 1 and Table 1			100	mV	
V _{IT} -	Negative-going differential input voltage threshold	See Figure 1 and Table 1	-100			IIIV	
V _{OD}	Differential output voltage magnitude	R _L = 100 Ω,	247	340	454		
ΔΙV _{OD} Ι	Change in differential output voltage magnitude between logic states	V _{ID} = ± 100 mV, See Figure 1 and Figure 2	-50		50	mV	
V _{OC(SS)}	Steady-state common-mode output voltage		1.125		1.375	V	
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 3	-50		50	mV	
V _{OC(PP)}	Peak-to-peak common-mode output voltage	1		25	150	mV	
laa	Supply current	Enabled, $R_L = 100 \Omega$		23	35	mA	
Icc	Supply current	Disabled		3	8	mA	
	Input ourrent (A or P inpute)	V _I = 0 V	-2	-11	-20		
Ħ	Input current (A or B inputs)	V _I = 2.4 V	-1.2	-3		μΑ	
I _I (OFF)	Power-off Input current	V _{CC} = 1.5 V, V _I = 2.4 V			20	μΑ	
lн	High-level input current (enables)	V _{IH} = 2 V			20	μΑ	
I _{IL}	Low-level input current (enables)	V _{IL} = 0.8 V			10	μΑ	
loo	Short-circuit output current	VOY or $VOZ = 0$ V			±10	mA	
los	Short-circuit output current	V _{OD} = 0 V			±10	mA	
loz	High-impedance output current	V _O = 0 V or 2.4 V			±1	μΑ	
IO(OFF)	Power-off output current	$V_{CC} = 1.5 \text{ V}, V_{O} = 2.4 \text{ V}$			±1	μΑ	
C _{IN}	Input capacitance (A or B inputs)	$V_I = 0.4 \sin (4E6\pi t) + 0.5 V$		3		pF	
CO	Output capacitance (Y or Z outputs)	$V_I = 0.4 \sin (4E6\pi t) + 0.5 V$, Disabled		9.4		pF	

[†] All typical values are at 25°C and with a 3.3-V supply.

SN65LVDS104 switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output		2.4	3.2	4.2	ns
tPHL	Propagation delay time, high-to-low-level output		2.2	3.1	4.2	ns
t _r	Differential output signal rise time	$R_L = 100 \Omega$	0.3	0.8	1.2	ns
t _f	Differential output signal fall time	C _L = 10 pF, See Figure 4	0.3	0.8	1.2	ns
t _{sk(p)}	Pulse skew (tpHL - tpLH)			150	500	ps
tsk(o)	Channel-to-channel output skew [‡]			20	100	ps
tsk(pp)	Part-to-part skew§				1.5	ns
^t PZH	Propagation delay time, high-impedance-to-high-level output			7.2	15	ns
tPZL	Propagation delay time, high-impedance-to-low-level output	Coo Figuro F		8.4	15	ns
tPHZ	Propagation delay time, high-level-to-high-impedance output	See Figure 5 3.6		15	ns	
^t PLZ	Propagation delay time, low-level-to-high-impedance output			6	15	ns

[†] All typical values are at 25°C and with a 3.3-V supply.



[‡] $t_{sk(0)}$ is the magnitude of the time difference between the t_{PLH} or t_{PHL} of all drivers of a single device with all of their inputs connected together.

[§] tsk(pp) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

SN65LVDS105 electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V _{OD}	Differential output voltage magnitude	R _L = 100 Ω,	247	340	454	
ΔΙV _{OD} Ι	Change in differential output voltage magnitude between logic states	$V_{\mbox{\scriptsize ID}}$ = \pm 100 mV, See Figure 6 and Figure 7	-50		50	mV
V _{OC} (SS)	Steady-state common-mode output voltage		1.125		1.375	V
ΔVOC(SS)	Change in steady-state common-mode output voltage between logic states	See Figure 8	-50		50	mV
VOC(PP)	Peak-to-peak common-mode output voltage			25	150	mV
laa	Supply ourrent	Enabled, $R_L = 100 \Omega$		23	35	mA
lcc	Supply current	Disabled		0.7	6.4	mA
ΙΗ	High-level input current	V _{IH} = 2 V			20	μΑ
IIL	Low-level input current	V _{IL} = 0.8 V			10	μΑ
la a	Chart singuit sutruit summer	VOY or $VOZ = 0$ V			±10	mA
los	Short-circuit output current	V _{OD} = 0 V			±10	mA
loz	High-impedance output current	V _O = 0 V or 2.4 V			±1	μΑ
IO(OFF)	Power-off output current	$V_{CC} = 1.5 \text{ V}, V_{O} = 2.4 \text{ V}$		0.3	±1	μΑ
CIN	Input capacitance	V _I = 0.4 sin (4E6πt) + 0.5 V		5		pF
co	Output capacitance (Y or Z outputs)	$V_I = 0.4 \sin (4E6\pi t) + 0.5 V$, Disabled		9.4		pF

[†] All typical values are at 25°C and with a 3.3-V supply.

SN65LVDS105 switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output		1.7	2.2	3	ns
tPHL	Propagation delay time, high-to-low-level output		1.4	2.3	3.5	ns
t _r	Differential output signal rise time	$R_L = 100 \Omega$	0.3	0.8	1.2	ns
t _f	Differential output signal fall time	C _L = 10 pF, See Figure 9	0.3	0.8	1.2	ns
t _{sk(p)}	Pulse skew (tpHL - tpLH)	Ĭ		150	500	ps
t _{sk(o)}	Channel-to-channel output skew‡			20	100	ps
tsk(pp)	Part-to-part skew§				1.5	ns
^t PZH	Propagation delay time, high-impedance-to-high-level output			7.2	15	ns
^t PZL	Propagation delay time, high-impedance-to-low-level output	See Figure 10		8.4	15	ns
^t PHZ	Propagation delay time, high-level-to-high-impedance output	See Figure 10		3.6	15	ns
tPLZ	Propagation delay time, low-level-to-high-impedance output			6	15	ns



[†] All typical values are at 25°C and with a 3.3-V supply.

‡ t_{sk(0)} is the magnitude of the time difference between the t_{PLH} or t_{PHL} of all drivers of a single device with all of their inputs connected together.

§ t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.




Figure 1. 'LVDS104 Voltage and Current Definitions

Table 1. SN65LVDS104 Minimum and Maximum Input Threshold Test Voltages

APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON-MODE INPUT VOLTAGE
VIA	٧ _{IB}	v_{ID}	V _{IC}
1.25 V	1.15 V	100 mV	1.2 V
1.15 V	1.25 V	–100 mV	1.2 V
2.4 V	2.3 V	100 mV	2.35 V
2.3 V	2.4 V	–100 mV	2.35 V
0.1 V	0 V	100 mV	0.05 V
0 V	0.1 V	–100 mV	0.05 V
1.5 V	0.9 V	600 mV	1.2 V
0.9 V	1.5 V	–600 mV	1.2 V
2.4 V	1.8 V	600 mV	2.1 V
1.8 V	2.4 V	–600 mV	2.1 V
0.6 V	0 V	600 mV	0.3 V
0 V	0.6 V	−600 mV	0.3 V






Figure 2. 'LVDS104 V_{OD} Test Circuit




- NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{\tilde{f}} \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth = 500 ± 10 ns.
 - B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T. The measurement of V_{OC(PP)} is made on test equipment with a –3 dB bandwidth of at least 300 MHz.

Figure 3. 'LVDS104 Test Circuit and Definitions for the Driver Common-Mode Output Voltage



- NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulsewidth = 10 \pm 0.2 ns.
 - B. C₁ includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 4. 'LVDS104 Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal



- NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth = 500 ± 10 ns.
 - B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 5. 'LVDS104 Enable and Disable Time Circuit and Definitions




Figure 6. 'LVDS105 Voltage and Current Definitions






Figure 7. 'LVDS105 VOD Test Circuit






- NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{\tilde{f}} \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth = 500 ± 10 ns.
 - B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T. The measurement of V_{OC(PP)} is made on test equipment with a –3 dB bandwidth of at least 300 MHz.

Figure 8. 'LVDS105 Test Circuit and Definitions for the Driver Common-Mode Output Voltage



- NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulsewidth = 10 ± 0.2 ns.
 - B. C₁ includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 9. 'LVDS105 Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal





NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth = 500 ± 10 ns.


B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.


Figure 10. 'LVDS105 Enable and Disable Time Circuit and Definitions

TYPICAL CHARACTERISTIC












TYPICAL CHARACTERISTIC







VCC = 3 V


 $V_{CC} = 3.6 V$

Figure 17


25

T_A - Free-Air Temperature - °C

0



75



SN65LVDS105

HIGH-TO-LOW PROPAGATION DELAY TIME

2.4

2.3

2.2

2.1

-50

-25

A LVDS receiver can be used to receive various other types of logic signals. Figure 19 through Figure 28 show the termination circuits for SSTL, HSTL, GTL, BTL, LVPECL, PECL, CMOS, and TTL.




Figure 19. Stub-Series Terminated (SSTL) or High-Speed Transceiver Logic (HSTL)




Figure 20. Center-Tap Termination (CTT)




Figure 21. Gunning Transceiver Logic (GTL)




Figure 22. Backplane Transceiver Logic (BTL)




Figure 23. Low-Voltage Positive Emitter-Coupled Logic (LVPECL)




Figure 24. Positive Emitter-Coupled Logic (PECL)




Figure 25. 3.3-V CMOS




Figure 26. 5-V CMOS




Figure 27. 5-V TTL




Figure 28. LVTTL



APPLICATION INFORMATION

fail safe

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between –100 mV and 100 mV and within its recommended input common-mode voltage range. TI's LVDS receiver is different in how it handles the open-input circuit situation, however.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver will pull each line of the signal pair to near V_{CC} through 300-k Ω resistors as shown in Figure 29. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level regardless of the differential input voltage.




Figure 29. Open-Circuit Fail Safe of the LVDS Receiver


It is only under these conditions that the output of the receiver will be valid with less than a 100 mV differential input voltage magnitude. The presence of the termination resistor, Rt, does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.

MECHANICAL INFORMATION

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

MECHANICAL INFORMATION

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated