



2.7-V TO 5.5-V LOW-POWER DUAL 10-BIT DIGITAL-TO-ANALOG CONVERTER WITH

## INTERNAL REFERENCE AND POWER DOWN

## **FEATURES**

- Dual 10-Bit Voltage Output DAC
- Programmable Internal Reference
- Programmable Settling Time:
  - 0.8 µs in Fast Mode
  - 2.8 µs in Slow Mode
- Compatible With TMS320 and SPI<sup>™</sup> Serial Ports
- Differential Nonlinearity <0.1 LSB Typ</li>
- Monotonic Over Temperature

#### **APPLICATIONS**


- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices

## **DESCRIPTION**

The TLV5637 is a dual 10-bit voltage output DAC with a flexible 3-wire serial interface. The serial interface allows glueless interface to TMS320 and SPI™, QSPI™, and Microwire™ serial ports. It is programmed with a 16-bit serial string containing 2 control and 10 data bits.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class AB output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed versus power dissipation. With its on-chip programmable precision voltage reference, the TLV5637 simplifies overall system design.

Because of its ability to source up to 1 mA, the reference can also be used as a system reference. Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in an 8-pin SOIC package to reduce board space in standard commercial and industrial temperature ranges.



#### **AVAILABLE OPTIONS**

|              | PACKAGE   |
|--------------|-----------|
| 'A           | SOIC (D)  |
| 0°C to 70°C  | TLV5637CD |
| 40°C to 85°C | TLV5637ID |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI, QSPI are trademarks of Motorola, Inc.


Microwire is a trademark of National Semiconductor Corporation.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **FUNCTIONAL BLOCK DIAGRAM**



#### **Terminal Functions**

| TERMINAL        |     | I/O/P | DESCRIPTION  |  |  |  |  |  |  |  |
|-----------------|-----|-------|--|--|--|--|--|--|--|--|
| NAME            | NO. | 1/0/P | DESCRIPTION  |  |  |  |  |  |  |  |
| AGND            | 5   | Р     | Ground   |  |  |  |  |  |  |  |
| <u>cs</u>       | 3   | 1     | Chip select. Digital input active low, used to enable/disable inputs |  |  |  |  |  |  |  |
| DIN             | 1   | I     | Digital serial data input  |  |  |  |  |  |  |  |
| OUTA            | 4   | 1     | DAC A analog voltage output  |  |  |  |  |  |  |  |
| OUTB            | 7   | 0     | DAC B analog voltage output  |  |  |  |  |  |  |  |
| REF             | 6   | I/O   | Analog reference voltage input/output                                |  |  |  |  |  |  |  |
| SCLK            | 2   | I     | Digital serial clock input   |  |  |  |  |  |  |  |
| V <sub>DD</sub> | 8   | Р     | Positive power supply  |  |  |  |  |  |  |  |



## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

|  |          | UNIT                               |
|--|----------|------------------------------------|
| Supply voltage (V <sub>DD</sub> to AGND)             |          | 7 V                                |
| Reference input voltage range                        |          | - 0.3 V to V <sub>DD</sub> + 0.3 V |
| Digital input voltage range                          |          | - 0.3 V to V <sub>DD</sub> + 0.3 V |
| Operating free-air temperature range, T <sub>A</sub> | TLV5637C | 0°C to 70°C                        |
|  | TLV5637I | -40°C to 85°C                      |
| Storage temperature range, T <sub>stg</sub>          |          | -65°C to 150°C                     |
| Lead temperature 1,6 mm (1/16 inch) from             | 260°C    |                                    |

<sup>(1)</sup> Stresses beyond those listed under, absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under, recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **RECOMMENDED OPERATING CONDITIONS**

|   |   | MIN  | NOM   | MAX                  | UNIT |
|---|---|------|-------|----------------------|------|
| Complex colleges V                                  | V <sub>DD</sub> = 5 V                       | 4.5  | 5     | 5.5                  | V    |
| Supply voltage, V <sub>DD</sub>                     | V <sub>DD</sub> = 3 V                       | 2.7  | 3     | 3.3                  | V    |
| Power on threshold voltage, POR                     | ·   | 0.55 |       | 2                    | V    |
| High level digital input value of V                 | DV <sub>DD</sub> = 2.7 V                    | 2    |       |                      |      |
| High-level digital input voltage, V <sub>IH</sub>   | DV <sub>DD</sub> = 5.5 V                    | 2.4  |       |                      | V    |
| Law law district input walters W                    | DV <sub>DD</sub> = 2.7 V                    |      |       | 0.6                  | V    |
| Low-level digital input voltage, V <sub>IL</sub>    | DV <sub>DD</sub> = 5.5 V                    |      | -     | 1                    | V    |
| Reference voltage, V <sub>ref</sub> to REF terminal | V <sub>DD</sub> = 5 V (see <sup>(1)</sup> ) | AGND | 2.048 | V <sub>DD</sub> -1.5 | V    |
| Reference voltage, V <sub>ref</sub> to REF terminal | V <sub>DD</sub> = 3 V (see <sup>(1)</sup> ) | AGND | 1.024 | V <sub>DD</sub> -1.5 | V    |
| Load resistance, R <sub>L</sub>                     | ·   | 2    |       |                      | kΩ   |
| Load capacitance, C <sub>L</sub>                    |   |      | -     | 100                  | pF   |
| Clock frequency, f <sub>CLK</sub>                   |   |      | -     | 20                   | MHz  |
| On another fine a sin to man another. T             | TLV5637C                                    | 0    |       | 70                   | °C   |
| Operating free-air temperature, T <sub>A</sub>      | TLV5637I                                    | 40   |       | 85                   | ٠٠   |

<sup>(1)</sup> Due to the x2 output buffer, a reference input voltage  $\geq$  (V<sub>DD</sub> - 0.4 V)/2 causes clipping of the transfer function. The output buffer of the internal reference must be disabled, if an external reference is used.



## **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

| POWER           | RSUPPLY                       |                               |                                   |      |     |      |     |    |
|-----------------|-------------------------------|-------------------------------|-----------------------------------|------|-----|------|-----|----|
|                 | PARAMETER                     | TEST CON                      | MIN                               | TYP  | MAX | UNIT |     |    |
|                 |                               |                               | \/                                | Fast |     | 4.2  | 7   | mA |
|                 |                               | No load, All inputs = AGND or | $V_{DD} = 5 \text{ V, Int. ref.}$ | Slow |     | 2    | 3.6 | mA |
|                 |                               |                               | \/ - 2 \/ Int. rof                | Fast |     | 3.7  | 6.3 | mA |
| I <sub>DD</sub> | Power supply current          |                               | $V_{DD} = 3 \text{ V, Int. ref.}$ | Slow |     | 1.7  | 3.0 | mA |
|                 | $v_{DD}$ , DAC latter = 0x800 | V - F V Ext rof               | Fast                              |      | 3.8 | 6.3  | mA  |    |
|                 |                               |                               | $V_{DD} = 5 \text{ V, Ext. ref.}$ | Slow |     | 1.7  | 3.0 | mA |
|                 |                               |                               | \/ - 2 \/ Evt_rof                 | Fast |     | 3.4  | 5.7 | mA |
|                 |                               |                               | $V_{DD} = 3 \text{ V, Ext. ref.}$ | Slow |     | 1.4  | 2.6 | mA |
|                 | Power-down supply current     |                               |                                   |      |     | 0.01 | 10  | μΑ |
| PSRR            | Dower cumply rejection ratio  | Zero scale, See (1)           |                                   | 65   |     | dB   |     |    |
| PSKK            | Power supply rejection ratio  | Full scale, See (2)           |                                   | 65   |     | uБ   |     |    |

Power supply rejection ratio at zero scale is measured by varying  $V_{DD}$  and is given by: PSRR = 20 log [( $E_{ZS}(V_{DD}max)$  - $E_{ZS}(V_{DD}min))/V_{DD}max]$ 

Power supply rejection ratio at full scale is measured by varying V<sub>DD</sub> and is given by: PSRR = 20 log [(E<sub>G</sub>(V<sub>DD</sub>max) - $E_G(V_{DD}min))/V_{DD}max$ 

| STATIC             | C DAC SPECIFICATIONS                          |  |     |      |                          |                |
|--------------------|---|--|-----|------|--------------------------|----------------|
|                    | PARAMETER                                     | TEST CONDITIONS  | MIN | TYP  | MAX                      | UNIT           |
|                    | Resolution                                    |  | 10  | •    |                          | bits           |
| INL                | Integral nonlinearity, end point adjusted     | See (1)  |     | ±0.4 | ±1                       | LSB            |
| DNL                | Differential nonlinearity                     | See (2)  |     | ±0.1 | ±0.5                     | LSB            |
| E <sub>ZS</sub>    | Zero-scale error (offset error at zero scale) | See (3)  |     |      | ±24                      | mV             |
| E <sub>ZS</sub> TC | Zero-scale-error temperature coefficient      | See (4)  |     | 10   |                          | ppm/°C         |
| E <sub>G</sub>     | Gain error                                    | See (5)  |     |      | ±0.6                     | % full scale V |
| $E_GT_C$           | Gain error temperature coefficient            | See (6)  |     | 10   |                          | ppm/°C         |
| OUTPL              | JT SPECIFICATIONS                             | •  |     |      |                          |                |
| Vo                 | Output voltage                                | $R_L = 10 \text{ k}\Omega$                               | 0   |      | V <sub>DD</sub> -<br>0.4 | V              |
|                    | Output load regulation accuracy               | V <sub>O</sub> = 4.096 V, 2.048 V, R <sub>L</sub> = 2 kΩ |     |      | ±0.25                    | % full scale V |

- The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors. Tested from code 32 to 4095.
- The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.
- Zero-scale error is the deviation from zero voltage output when the digital input code is zero.
- Zero-scale-error temperature coefficient is given by:  $E_{ZS}$   $TC = [E_{ZS} (T_{max}) E_{ZS} (T_{min})]/V_{ref} \times 10^6/(T_{max} T_{min})$ . Gain error is the deviation from the ideal output  $(2V_{ref} 1 \text{ LSB})$  with an output load of 10 k excluding the effects of the zero-error. Gain temperature coefficient is given by:  $E_G TC = [E_G(T_{max}) E_G (T_{min})]/V_{ref} \times 10^6/(T_{max} T_{min})$ .



## **ELECTRICAL CHARACTERISTICS (CONTINUED)**

over recommended operating conditions (unless otherwise noted)

| REFERENCE PIN CONFIGURED AS OUTPUT (REF) |                              |                          |       |       |       |      |  |  |  |  |  |
|--|------------------------------|--------------------------|-------|-------|-------|------|--|--|--|--|--|
|  | PARAMETER                    | TEST CONDITIONS          | MIN   | TYP   | MAX   | UNIT |  |  |  |  |  |
| V <sub>ref(OUTL)</sub>                   | Low reference voltage        |                          | 1.003 | 1.024 | 1.045 | V    |  |  |  |  |  |
| V <sub>ref(OUTH)</sub>                   | High reference voltage       | V <sub>DD</sub> > 4.75 V | 2.027 | 2.048 | 2.069 | V    |  |  |  |  |  |
| I <sub>ref(source)</sub>                 | Output source current        |                          |       |       | 1     | mA   |  |  |  |  |  |
| I <sub>ref(sink)</sub>                   | Output sink current          |                          | 1     |       |       | mA   |  |  |  |  |  |
|  | Load capacitance             |                          |       |       | 100   | рF   |  |  |  |  |  |
| PSRR                                     | Power supply rejection ratio |                          |       | 65    |       | dB   |  |  |  |  |  |

| REFERENCE PIN CONFIGURED AS INPUT (REF) |                           |  |                     |           |      |     |  |  |  |  |
|---|---------------------------|--|---------------------|-----------|------|-----|--|--|--|--|
|   | PARAMETER                 | TEST CONDITIONS  | MIN T               | TYP MAX   | UNIT |     |  |  |  |  |
| $V_{I}$                                 | Input voltage             | 0  | V <sub>DD-1.5</sub> | V         |      |     |  |  |  |  |
| R <sub>I</sub>                          | Input resistance          |  | 10                  | $M\Omega$ |      |     |  |  |  |  |
| Cı                                      | Input capacitance         |  |                     |           | 5    | pF  |  |  |  |  |
|   | Deference input handwidth | BEE 221/ 1221//  |                     |           | 1.3  | MHz |  |  |  |  |
|   | Reference input bandwidth | REF = $0.2 \text{ V}_{pp} + 1.024 \text{ V dc}$            | Slow                | į         | 525  | kHz |  |  |  |  |
|   | Reference feedthrough     | REF = 1 $V_{pp}$ at 1 kHz + 1.024 V dc, See <sup>(1)</sup> |                     | 80        | dB   |     |  |  |  |  |

(1) Reference feedthrough is measured at the DAC output with an input code = 0x000.

| DIGI            | TAL INPUTS                       |                      |     |     |     |      |
|-----------------|----------------------------------|----------------------|-----|-----|-----|------|
|                 | PARAMETER                        | TEST CONDITIONS      | MIN | TYP | MAX | UNIT |
| I <sub>IH</sub> | High-level digital input current | $V_I = V_{DD}$       |     |     | 1   | μA   |
| I <sub>IL</sub> | Low-level digital input current  | V <sub>I</sub> = 0 V | 1   |     |     | μA   |
| C <sub>i</sub>  | Input capacitance                |                      |     | 8   |     | pF   |



## **ELECTRICAL CHARACTAERISTICS (CONTINUED)**

over recommended operating conditions (unless otherwise noted)

| ANALO              | ANALOG OUTPUT DYNAMIC PERFORMANCE                          |   |  |      |     |      |     |      |  |  |  |
|--------------------|--|---|--|------|-----|------|-----|------|--|--|--|
| PARAM              | METER  | TEST CONDITIONS   | MIN                                    | TYP  | MAX | UNIT |     |      |  |  |  |
|                    | Output pottling time full cools                            | B = 10 kO C = 100 pE  | See (1)                                | Fast |     | 8.0  | 2.4 |      |  |  |  |
| t <sub>s(FS)</sub> | Output settling time, full scale                           | $R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF},$   | See W                                  | Slow |     | 2.8  | 5.5 | μs   |  |  |  |
|                    | Output settling time, code to code                         | $R_1 = 10 \text{ k}\Omega, C_1 = 100 \text{ pF},$   | See (2)                                | Fast |     | 0.4  | 1.2 |      |  |  |  |
| t <sub>s(CC)</sub> | Output setting time, code to code 17 10 ksz, of = 100 pr , |   | See 💔                                  | Slow |     | 0.8  | 1.6 | - µs |  |  |  |
| SR                 | Slew rate  | B = 10 kO C = 100 pE  | See (3)                                | Fast | 12  |      |     | V/µs |  |  |  |
| J SK               |  | $R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF},$   | See (9)                                | Slow |     | 1.8  |     | v/µs |  |  |  |
|                    | Glitch energy  | DIN = 0 to 1, $f_{CLK} = 100 \text{ kHz}$ ,   | $\overline{\text{CS}} = V_{\text{DD}}$ |      |     | 5    |     | nV-S |  |  |  |
| SNR                | Signal-to-noise ratio                                      |   | •                                      | •    | 53  | 56   |     |      |  |  |  |
| S/(N+<br>D)        | Signal-to-noise + distortion                               | $f_s = 480 \text{ kSPS}, f_{out} = 1 \text{ kHz}, R_1 = 10 \text{ k}\Omega, C_1 = 100 \text{ pF}$ |  |      |     | 54   |     | dB   |  |  |  |
| THD                | Total harmonic distortion                                  |   |  | 61   | 50  |      |     |      |  |  |  |
| SFDR               | Spurious free dynamic range                                |   |  |      | 51  | 62   |     |      |  |  |  |

<sup>(1)</sup> Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x020 to 0xFDF or 0xFDF to 0x020 respectively. Not tested, assured by design.

## **DIGITAL INPUT TIMING REQUIREMENTS**

|                         |  | MIN | NOM | MAX | UNIT |
|-------------------------|--|-----|-----|-----|------|
| t <sub>su(CS-CK)</sub>  | Setup time, CS low before first negative SCLK edge   | 10  |     |     | ns   |
| t <sub>su(C16-CS)</sub> | Setup time, 16 <sup>th</sup> negative SCLK edge (when D0 is sampled) before CS rising edge | 10  |     |     | ns   |
| t <sub>wH</sub>         | SCLK pulse width high  | 25  |     |     | ns   |
| t <sub>wL</sub>         | SCLK pulse width low   | 25  |     |     | ns   |
| t <sub>su(D)</sub>      | Setup time, data ready before SCLK falling edge  | 10  |     |     | ns   |
| t <sub>h(D)</sub>       | Hold time, data held valid after SCLK falling edge   | 5   |     |     | ns   |

#### PARAMETER MEASUREMENT INFORMATION





Figure 1. Timing Diagram

<sup>(2)</sup> Settling time is the time for the output signal to remain within ± 0.5 LSB of the final measured value for a digital input code change of one count. Not tested, assured by design.

<sup>(3)</sup> Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.




## TYPICAL CHARACTERISTICS



#### Figure 2.

## POWER DOWN SUPPLY CURRENT



## \_\_\_\_




Figure 3.

# OUTPUT VOLTAGE vs LOAD CURRENT






Figure 5.



## **TYPICAL CHARACTERISTICS (continued)**



## OUTPUT VOLTAGE vs LOAD CURRENT



## OUTPUT VOLTAGE vs LOAD CURRENT




Figure 7.

# TOTAL HARMONIC DISTORTION AND NOISE vs




Figure 9.



## **TYPICAL CHARACTERISTICS (continued)**

## TOTAL HARMONIC DISTORTION

## **FREQUENCY** 0 $V_{DD} = 5 V$ V<sub>ref</sub> = 1 V dc + 1 V p/p Sinewave Output Full Scale -10 THD - Total Harmonic Distortion - dB -20 -30 -40 -50 -60 -70 Slow Mode -80 Fast Mode -90 100 1000 10000 100000

Figure 10.

f - Frequency - Hz




Figure 11.



## **TYPICAL CHARACTERISTICS (continued)**




Figure 12.



#### **APPLICATION INFORMATION**

#### **GENERAL FUNCTION**

The TLV5637 is a dual 10-bit, single supply DAC, based on a resistor string architecture. It consists of a serial interface, a speed and power-down control logic, a programmable internal reference, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by reference) is given by:

$$2 REF \frac{CODE}{0x1000} [V]$$

Where REF is the reference voltage and CODE is the digital input value in the range 0x000 to 0xFFF. Because it is a 10-bit DAC, only D11 to D2 are used. D0 and D1 are ignored. A power-on reset initially puts the internal latches to a defined state (all bits zero).

#### **SERIAL INTERFACE**

A falling edge of  $\overline{CS}$  starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or  $\overline{CS}$  rises, the content of the shift register is moved to the target latches (DAC A, DAC B, BUFFER, CONTROL), depending on the control bits within the data word.

Figure 13 shows examples of how to connect the TLV5637 to TMS320, SPI™, and Microwire™.




Figure 13. Three-Wire Interface

Notes on SPI<sup>™</sup> and Microwire<sup>™</sup>: Before the controller starts the data transfer, the software has to generate a falling edge on the I/O pin connected to  $\overline{CS}$ . If the word width is 8 bits (SPI<sup>™</sup> and Microwire<sup>™</sup>), two write operations must be performed to program the TLV5637. After the write operation(s), the holding registers or the control register are updated automatically on the 16<sup>th</sup> positive clock edge.

## SERIAL CLOCK FREQUENCY AND UPDATE RATE

The maximum serial clock frequency is given by:

$$f_{sclkmax} = \frac{1}{t_{whmin} + t_{wlmin}} = 20 \text{ MHz}$$

The maximum update rate is:

$$f_{updatemax} = \frac{1}{16(t_{whmin} + t_{wlmin})} = 1.25 \text{ MHz}$$

Note, that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the TLV5637 has to be considered, too.



## APPLICATION INFORMATION (continued)

## **DATA FORMAT**

The 16-bit data word for the TLV5637 consists of two parts:

- Program bits (D15..D12)
- New data (D11..D0)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6    | D5      | D4 | D3 | D2 | D1 | D0 |
|-----|-----|-----|-----|-----|-----|----|----|----|-------|---------|----|----|----|----|----|
| R1  | SPD | PWR | R0  |     |     |    |    |    | 12 Da | ta bits |    |    |    |    |    |

 $0 \rightarrow \text{slow mode}$ 

SPD: Speed control bit 1→ fast mode

PWR: Power control bit  $1 \rightarrow \text{power down}$   $0 \rightarrow \text{normal operation}$ 

The following table lists the possible combination of the register select bits:

## **Register Select Bits**

| R1 | R0 | REGISTER   |
|----|----|--|
| 0  | 0  | Write data to DAC B and BUFFER                           |
| 0  | 1  | Write data to BUFFER                                     |
| 1  | 0  | Write data to DAC A and update DAC B with BUFFER content |
| 1  | 1  | Write data to control register                           |

The meaning of the 12 data bits depends on the register. If one of the DAC registers or the BUFFER is selected, then the 12 data bits determine the new DAC value:

## Data Bits: DAC A, DAC B and BUFFER

| D11 | D10           | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|---------------|----|----|----|----|----|----|----|----|----|----|
|     | New DAC Value |    |    |    |    |    |    |    |    | 0  | 0  |

If control is selected, then D1, D0 of the 12 data bits are used to program the reference voltage:

## **Data Bits: CONTROL**

| D11         | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1   | D0   |
|-------------|-----|----|----|----|----|----|----|----|----|------|------|
| Х           | Х   | Х  | Х  | Х  | Х  | Х  | Х  | Х  | Х  | REF1 | REF0 |
| X: don't ca | re  |    |    |    |    |    |    |    |    |      |      |

REF1 and REF0 determine the reference source and, if internal reference is selected, the reference voltage.



## **APPLICATION INFORMATION**

#### REFERENCE BITS

| REF1 | REF0 | REFERENCE |
|------|------|-----------|
| 0    | 0    | External  |
| 0    | 1    | 1.024 V   |
| 1    | 0    | 2.048 V   |
| 1    | 1    | External  |

#### **CAUTION:**

If external reference voltage is applied to the REF pin, external reference MUST be selected.

#### **EXAMPLES OF OPERATION:**

- 1. Set DAC A output, select fast mode, select internal reference at 2.048 V:
  - a. Set reference voltage to 2.048 V (CONTROL register)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| 1   | 1   | 0   | 1   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  |

b. Write new DAC A value and update DAC A output:

| D1 | 5 | D14 | D13 | D12 | D11 | D10                    | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---|-----|-----|-----|-----|------------------------|----|----|----|----|----|----|----|----|----|----|
| 1  |   | 1   | 0   | 0   |     | New DAC A output value |    |    |    |    |    |    |    |    | 0  | 0  |

The DAC A output is updated on the rising clock edge after D0 is sampled.

To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again.

- 2. Set DAC B output, select fast mode, select external reference:
  - a. Select external reference (CONTROL register):

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| 1   | 1   | 0   | 1   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

b. Write new DAC B value to BUFFER and update DAC B output:

| D15 | D14 | D13 | D12 | D11 | D10 | D9    | D8     | D7        | D6      | D5       | D4    | D3 | D2 | D1 | D0 | ] |
|-----|-----|-----|-----|-----|-----|-------|--------|-----------|---------|----------|-------|----|----|----|----|---|
| 0   | 1   | 0   | 0   |     |     | New I | BUFFER | content a | and DAC | B output | value |    |    | 0  | 0  | 1 |

The DAC A output is updated on the rising clock edge after D0 is sampled.

To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again.

- Set DAC A value, set DAC B value, update both simultaneously, select slow mode, select internal reference at 1.024 V:
  - a. Set reference voltage to 1.024 V (CONTROL register):

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| 1   | 0   | 0   | 1   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  |

b. Write data for DAC B to BUFFER:

| D15 | D14 | D13 | D12 | D11 | D10             | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|-----|-----|-----|-----|-----------------|----|----|----|----|----|----|----|----|----|----|
| 0   | 0   | 0   | 1   |     | New DAC B value |    |    |    |    |    |    | 0  | 0  |    |    |

c. Write new DAC A value and update DAC A and B simultaneously:

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7      | D6        | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|-----|-----|-----|-----|-----|----|----|---------|-----------|----|----|----|----|----|----|
| 1   | 0   | 0   | 0   |     |     |    |    | New DAG | C A value | 1  |    |    |    | 0  | 0  |



Both outputs are updated on the rising clock edge after D0 from the DAC A data word is sampled.

#### 2. Set power down mode:

| D15     | D14      | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|---------|----------|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| Х       | Х        | 1   | Х   | Х   | Х   | Х  | Х  | Х  | Х  | Х  | Х  | Х  | Х  | Х  | Х  |
| X = Don | n't care |     |     |     |     |    |    | -  |    |    |    |    |    |    |    |

#### LINEARITY, OFFSET, AND GAIN ERROR USING SINGLE ENDED SUPPLIES

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset, the output voltage may not change with the first code, depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 14.




Figure 14. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage.



## **DEFINITIONS OF SPECIFICATIONS AND TERMINOLOGY**

#### Integral Nonlinearity (INL)

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

#### **Differential Nonlinearity (DNL)**

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

## Zero-Scale Error (Ezs)

Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.

## GAIN ERROR (E<sub>G</sub>)

Gain error is the error in slope of the DAC transfer function.

## SIGNAL-TO-NOISE RATIO + DISTORTION (S/N+D)


S/N+D is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

## SPURIOUS FREE DYNAMIC RANGE (SFDR)

Spurious free dynamic range is the difference between the rms value of the output signal and the rms value of the spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.

## D (R-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products         |                        | Applications       |                           |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers       | amplifier.ti.com       | Audio              | www.ti.com/audio          |
| Data Converters  | dataconverter.ti.com   | Automotive         | www.ti.com/automotive     |
| DSP              | dsp.ti.com             | Broadband          | www.ti.com/broadband      |
| Interface        | interface.ti.com       | Digital Control    | www.ti.com/digitalcontrol |
| Logic            | logic.ti.com           | Military           | www.ti.com/military       |
| Power Mgmt       | power.ti.com           | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security           | www.ti.com/security       |
|                  |                        | Telephony          | www.ti.com/telephony      |
|                  |                        | Video & Imaging    | www.ti.com/video          |
|                  |                        | Wireless           | www.ti.com/wireless       |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated