## SN54LV4051A, SN74LV4051A 8-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS

SCLS428H - MAY 1999 - REVISED APRIL 2005

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Support Mixed-Mode Voltage Operation on All Ports
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Individual Switch Controls
- Extremely Low Input Current
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)


## description/ordering information

These 8-channel CMOS analog multiplexers/ demultiplexers are designed for 2-V to 5.5-V  $\rm V_{CC}$  operation.


The 'LV4051A devices handle both analog and digital signals. Each channel permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

#### SN54LV4051A . . . J OR W PACKAGE SN74LV4051A . . . D, DB, DGV, N, NS, OR PW PACKAGE (TOP VIEW)



## SN74LV4051A ... RGY PACKAGE (TOP VIEW)



#### **ORDERING INFORMATION**

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube of 25	SN74LV4051AN	SN74LV4051AN
	QFN – RGY	Reel of 1000	SN74LV4051ARGYR	LW051A
	0010 D	Tube of 40	SN74LV4051AD	11/40544
	SOIC - D	Reel of 2500	SN74LV4051ADR	LV4051A
4000 1- 0500	SOP - NS	Reel of 2000	SN74LV4051ANSR	74LV4051A
–40°C to 85°C	SSOP – DB	Reel of 2000	SN74LV4051ADBR	LW051A
		Tube of 90	SN74LV4051APW	
	TSSOP - PW	Reel of 2000	SN74LV4051APWR	LW051A
		Reel of 250	SN74LV4051APWT	
	TVSOP – DGV	Reel of 2000	SN74LV4051ADGVR	LW051A
EE°C +0 12E°C	CDIP – J	Tube of 25	SNJ54LV4051AJ	SNJ54LV4051AJ
-55°C to 125°C	CFP – W	Tube of 150	SNJ54LV4051AW	SNJ54LV4051AW

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS428H - MAY 1999 - REVISED APRIL 2005

#### **FUNCTION TABLE**

	INP	ON		
INH	С	В	Α	CHANNEL
L	L	L	L	Y0
L	L	L	Н	Y1
L	L	Н	L	Y2
L	L	Н	Н	Y3
L	Н	L	L	Y4
L	Н	L	Н	Y5
L	Н	Н	L	Y6
L	Н	Н	Н	Y7
Н	Χ	Χ	Χ	None

## logic diagram (positive logic)



SCLS428H - MAY 1999 - REVISED APRIL 2005

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7.0 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7.0 V
Switch I/O voltage range, V <sub>IO</sub> (see Notes 1 and 2)	$\cdot$ . $-0.5$ V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–20 mA
I/O diode current, I <sub>IOK</sub> (V <sub>IO</sub> < 0)	–50 mA
Switch through current, I <sub>T</sub> (V <sub>IO</sub> = 0 to V <sub>CC</sub> )	
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): D package	73°C/W
(see Note 3): DB package	82°C/W
(see Note 3): DGV package	120°C/W
(see Note 3): N package	67°C/W
(see Note 3): NS package	64°C/W
(see Note 3): PW package	108°C/W
(see Note 4): RGY package	39°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.

## recommended operating conditions (see Note 5)

			SN54L\	/4051A	SN74L	V4051A	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2‡	5.5	2‡	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
.,	High-level input voltage,	V <sub>CC</sub> = 2.3 V to 2.7 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		.,
$V_{\text{IH}}$	control inputs	V <sub>CC</sub> = 3 V to 3.6 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V
		V <sub>CC</sub> = 4.5 V to 5.5 V	$V_{CC} \times 0.7$	N.	$V_{CC} \times 0.7$		
		V <sub>CC</sub> = 2 V		0.5		0.5	
.,	Low-level input voltage,	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	.,
$V_{IL}$	control inputs	V <sub>CC</sub> = 3 V to 3.6 V	, C	$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	20	$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
VI	Control input voltage		0	5.5	0	5.5	V
V <sub>IO</sub>	Input/output voltage		0	VCC	0	VCC	V
		V <sub>CC</sub> = 2.3 V to 2.7 V		200		200	
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100		100	ns/V
		V <sub>CC</sub> = 4.5 V to 5.5 V		20		20	
TA	Operating free-air temperature		-55	125	-40	85	°C
		to the second second second					

<sup>‡</sup> With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.

NOTE 5: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to TI application report *Implications* of Slow or Floating CMOS Inputs, literature number SCBA004.



## SN54LV4051A, SN74LV4051A 8-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS

SCLS428H - MAY 1999 - REVISED APRIL 2005

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST	,,	T,	Δ = 25°C	;	SN54LV	4051A	SN74LV	4051A	
	PARAMETER	CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		I <sub>T</sub> = 2 mA,	2.3 V		38	180		225		225	
ron	On-state switch resistance	V <sub>I</sub> = V <sub>CC</sub> or GND, V <sub>INH</sub> = V <sub>II</sub>	3 V		30	150		190		190	Ω
	SWIGHTEGISTATION	(see Figure 1)	4.5 V		22	75		100		100	
		I <sub>T</sub> = 2 mA,	2.3 V		113	500		600		600	
ron(p)	Peak on-state resistance	$V_I = V_{CC}$ to GND,	3 V		54	180		225		225	Ω
(17		V <sub>INH</sub> = V <sub>IL</sub>	4.5 V		31	100		125		125	
	Difference in	I <sub>T</sub> = 2 mA,	2.3 V		2.1	30		40		40	
$\Delta r_{on}$	on-state resistance	$V_I = V_{CC}$ to GND,	3 V		1.4	20		30		30	Ω
	between switches	VINH = VIL	4.5 V		1.3	15		20		20	
Ц	Control input current	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±0.1		±1		±1	μΑ
I <sub>S(off)</sub>	Off-state switch leakage current	$V_I = V_{CC}$ and $V_O = GND$ , or $V_I = GND$ and $V_O = V_{CC}$ , $V_{INH} = V_{IH}$ (see Figure 2)	5.5 V			±0.1	PRODUCT	±1		±1	μА
I <sub>S(on)</sub>	On-state switch leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND, V <sub>INH</sub> = V <sub>IL</sub> (see Figure 3)	5.5 V			±0.1		±1		±1	μА
Icc	Supply current	$V_I = V_{CC}$ or GND	5.5 V					20		20	μΑ
C <sub>IC</sub>	Control input capacitance	f = 10 MHz	3.3 V		2						pF
C <sub>IS</sub>	Common terminal capacitance		3.3 V	_	23.4						pF
COS	Switch terminal capacitance		3.3 V		5.7						pF
CF	Feedthrough capacitance		3.3 V		0.5						pF

# switching characteristics over recommended operating free-air temperature range, $V_{\text{CC}}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted)

D4.5	AMETER	FROM	то	TEST	Τμ	λ = 25°C		SN54LV4051A	SN74LV4	051A	
PAR	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN MAX	MIN	MAX	UNIT
tPLH tPHL	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 15 pF, (see Figure 4)		1.9	10	16		16	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF, (see Figure 5)		6.6	18	29		23	ns
<sup>t</sup> PHZ <sup>t</sup> PLZ	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF, (see Figure 5)		7.4	18	23		23	ns
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 50 pF, (see Figure 5)		3.8	12	18		18	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF, (see Figure 5)		7.8	28	35		35	ns
<sup>t</sup> PHZ <sup>t</sup> PLZ	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF, (see Figure 5)		11.5	28	35		35	ns



## SN54LV4051A, SN74LV4051A 8-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS

SCLS428H - MAY 1999 - REVISED APRIL 2005

# switching characteristics over recommended operating free-air temperature range, $V_{\text{CC}}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

-		FROM	то	TEST	Τ <sub>Δ</sub>	( = 25°C	;	SN54LV	4051A	SN74LV	4051A	
PAR	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 15 pF, (see Figure 4)		1.2	6		10		10	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF, (see Figure 5)		4.7	12		15		15	ns
tPHZ tPLZ	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF, (see Figure 5)		5.7	12		15		15	ns
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 50 pF, (see Figure 4)		2.5	9	Snac	12		12	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF, (see Figure 5)		5.5	20	Hd.	25		25	ns
<sup>t</sup> PHZ <sup>t</sup> PLZ	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF, (see Figure 5)		8.8	20		25		25	ns

# switching characteristics over recommended operating free-air temperature range, $V_{\text{CC}}$ = 5 V $\pm$ 0.5 V (unless otherwise noted)

-		FROM	то	TEST	TA	√ = 25°C	;	SN54LV	4051A	SN74LV	4051A	UNIT
PAR	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>PLH</sub>	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 15 pF, (see Figure 4)		0.6	4		7		7	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF, (see Figure 5)		3.5	8		10		10	ns
<sup>t</sup> PHZ <sup>t</sup> PLZ	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF, (see Figure 5)		4.4	8		10		10	ns
tPLH tPHL	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 50 pF, (see Figure 4)		1.5	6	Snac	8		8	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF, (see Figure 5)		4	14	Yd.	18		18	ns
tPHZ tPLZ	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF, (see Figure 5)		6.2	14		18		18	ns

SCLS428H - MAY 1999 - REVISED APRIL 2005

# analog switch characteristics over recommended operating free-air temperature range (unless otherwise noted)

	FROM	то	7507.00	NIDITIONIO.	.,	T	λ = 25°C	;	
PARAMETER	PARAMETER (INPUT) (OUTPUT) TEST CONDITIONS			NUTIONS	VCC	MIN	TYP	MAX	UNIT
			$C_L = 50 pF$ ,		2.3 V		20		
Frequency response (switch on)	COM or Yn	Yn or COM	$R_L = 600 \Omega$ , $f_{in} = 1 MHz$ (sin	e wave)	3 V		25		MHz
(ermen en)			(see Note 6 and		4.5 V		35		
			$C_L = 50 \text{ pF},$	, ,			20		
Crosstalk (control input to signal output)	I INH I COM or Vn I 1 - 3 - 3		3 V		35		mV		
(como mparto signal calpat)			(see Figure 7)	4.5 V		60			
			C <sub>L</sub> = 50 pF,	2.3 V		-45		dB	
Feedthrough attenuation (switch off)	COM or Yn	Yn or COM	$R_L = 600 \Omega$ , $f_{in} = 1 MHz$		3 V		-45		
(cuitori cii)			(see Note 7 and	d Figure 8)	4.5 V		-45		
			$C_L = 50 \text{ pF}, \qquad V_I = 2 \text{ V}_{p-p}$		2.3 V		0.1		
Sine-wave distortion	COM or Yn	Yn or COM	$R_L = 10 \text{ k}\Omega$ , $f_{\text{in}} = 1 \text{ kHz}$	$V_{I} = 2.5 V_{p-p}$ 3 V 0.		0.1		%	
			(sine wave) (see Figure 9)	V <sub>I</sub> = 4 V <sub>p-p</sub>	4.5 V		0.1	_	

NOTES: 6. Adjust  $f_{in}$  voltage to obtain 0-dBm output. Increase  $f_{in}$  frequency until dB meter reads -3 dB.

## operating characteristics, $V_{CC}$ = 3.3 V, $T_A$ = 25°C

	PARAMETER	TEST COI	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF,	f = 10 MHz	5.9	pF

## PARAMETER MEASUREMENT INFORMATION





Figure 1. On-State Resistance Test Circuit

<sup>7.</sup> Adjust fin voltage to obtain 0-dBm input.

## PARAMETER MEASUREMENT INFORMATION



Condition 1:  $V_I = 0$ ,  $V_O = V_{CC}$ Condition 2:  $V_I = V_{CC}$ ,  $V_O = 0$ 

Figure 2. Off-State Switch Leakage-Current Test Circuit




Figure 3. On-State Switch Leakage-Current Test Circuit




Figure 4. Propagation Delay Time, Signal Input to Signal Output

#### PARAMETER MEASUREMENT INFORMATION




Figure 5. Switching Time (t<sub>PZL</sub>, t<sub>PLZ</sub>, t<sub>PZH</sub>, t<sub>PHZ</sub>), Control to Signal Output




Figure 6. Frequency Response (Switch On)



## PARAMETER MEASUREMENT INFORMATION




Figure 7. Crosstalk (Control Input, Switch Output)




Figure 8. Feedthrough Attenuation (Switch Off)




Figure 9. Sine-Wave Distortion







## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LV4051AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4051ADBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4051ADBRE4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4051ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4051ADGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4051ADGVRE4	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4051ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4051ADRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4051AN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LV4051ANE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LV4051ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4051ANSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4051APW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4051APWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4051APWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4051APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4051APWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4051APWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4051APWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4051APWTE4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4051ARGYR	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN74LV4051ARGYRG4	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.



#### PACKAGE OPTION ADDENDUM

18-Jul-2006

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## DGV (R-PDSO-G\*\*)

## 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194


## D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BB.






## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

## RGY (R-PQFP-N16)



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

## PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated