

#### SLLS846B - MAY 2009 - REVISED SEPTEMBER 2011

# **FLATLINK™ TRANSMITTER**

Check for Samples: SN75LVDS83B

## **FEATURES**

- LVDS Display Serdes Interfaces Directly to LCD Display Panels with Integrated LVDS
- Package Options: 4.5mm x 7mm BGA, and 8.1mm x 14mm TSSOP
- 1.8V up to 3.3V Tolerant Data Inputs to Connect Directly to Low-Power, Low-Voltage Application and Graphic Processors
- Transfer Rate up to 135Mpps (Mega Pixel Per Second); Pixel Clock Frequency Range 10MHz to 135MHz
- Suited for Display Resolutions Ranging From HVGA up to HD With Low EMI
- Operates From a Single 3.3V Supply and 170mW (typ.) at 75MHz
- 28 Data Channels Plus Clock In Low-Voltage TTL to 4 Data Channels Plus Clock Out Low-

#### Voltage Differential

- Consumes Less Than 1mW When Disabled
- Selectable Rising or Falling Clock Edge Triggered Inputs
- ESD: 5kV HBM
- Support Spread Spectrum Clocking (SSC)
- Compatible with all OMAP<sup>™</sup>2x, OMAP<sup>™</sup>3x, and DaVinci<sup>™</sup> Application Processors


#### **APPLICATIONS**

- LCD Display Panel Driver
- UMPC and Netbook PC
- Digital Picture Frame

## DESCRIPTION

The SN75LVDS83B FlatLink<sup>™</sup> transmitter contains four 7-bit parallel-load serial-out shift registers, a 7X clock synthesizer, and five Low-Voltage Differential Signaling (LVDS) line drivers in a single integrated circuit. These functions allow 28 bits of single-ended LVTTL data to be synchronously transmitted over five balanced-pair conductors for receipt by a compatible receiver, such as the SN75LVDS82 and LCD panels with integrated LVDS receiver.

When transmitting, data bits D0 through D27 are each loaded into registers upon the edge of the input clock signal (CLKIN). The rising or falling edge of the clock can be selected via the clock select (CLKSEL) pin. The frequency of CLKIN is multiplied seven times, and then used to unload the data registers in 7-bit slices and serially. The four serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. OMAP, DaVinci, FlatLink are trademarks of Texas Instruments.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## **DESCRIPTION (CONTINUED)**

The SN75LVDS83B requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is selecting a clock rising edge by inputting a high level to CLKSEL or a falling edge with a low-level input, and the possible use of the Shutdown/Clear (SHTDN). SHTDN is an active-low input to inhibit the clock, and shut off the LVDS output drivers for lower power consumption. A low-level on this signal clears all internal registers to a low-level.

The SN75LVDS83B is characterized for operation over ambient air temperatures of -10°C to 70°C.

Alternative device option: The SN75LVDS83A (SLLS980) is an alternative to the SN75LVDS83B for clock frequency range of 10MHz-100MHz only. The SN75LVDS83A is available in the TSSOP package option only.

#### **ORDERING INFORMATION**<sup>(1)</sup>

PART NUMBER	PART MARKING	PACKAGE
SN75LVDS83BZQLR	LVDS83B in BGA package	56-pin ZQL LARGE T&R
SN75LVDS83BDGG	LVDS83B in TSSOP package	56-pin DGG TUBE
SN75LVDS83BDGGR	LVDS83B in TSSOP package	56-pin DGG LARGE T&R

(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or refer to our web site at www.ti.com.

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

		VALUE	UNIT
Supply voltag	e range, VCC, IOVCC, LVDSVCC, PLLVCC <sup>(2)</sup>	-0.5 to 4	V
Voltage range	e at any output terminal	-0.5 to VCC + 0.5	V
Voltage range	e at any input terminal	-0.5 to IOVCC + 0.5	V
Continuous p	ower dissipation	See the dissipation ra	ting table
Storage temp	erature, T <sub>s</sub>	–65 to 150	°C
	Human Body Model (HBM) <sup>(3)</sup> all pins	5	kV
ESD rating	Charged Device Model (CDM) <sup>(4)</sup> all pins	500	V
	Machine Model (MM) <sup>(5)</sup> all pins	150	V

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) All voltages are with respect to the GND terminals.

(3) In accordance with JEDEC Standard 22, Test Method A114-A.

(4) In accordance with JEDEC Standard 22, Test Method C101.

(5) In accordance with JEDEC Standard 22, Test Method A115-A.

www.ti.com

EXAS

STRUMENTS

# RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	NOM	MAX	UNIT
Supply voltage, VCC		3	3.3	3.6	
LVDS output Supply voltage, LVDSVCC		3	3.3	3.6	
PLL analog supply voltage, PLLVCC		3	3.3	3.6	V
IO input reference supply voltage, IOVCC		1.62	1.8 / 2.5 / 3.3	3.6	
Power supply noise on any VCC terminal				0.1	
	IOVCC = 1.8V	IOVCC/2 + 0.3V			V
High-level input voltage, V <sub>IH</sub>	IOVCC = 2.5V	IOVCC/2 + 0.4V			
	IOVCC = 3.3V	IOVCC/2 + 0.5V			
	IOVCC = 1.8V			IOVCC/2 - 0.3V	
Low-level input voltage, V <sub>IL</sub>	IOVCC = 2.5V			IOVCC/2 - 0.4V	V
	IOVCC = 3.3V			IOVCC/2 - 0.5V	
Differential load impedance, ZL		90		132	Ω
Operating free-air temperature, T <sub>A</sub>		-10		70	С

## **DISSIPATION RATINGS**

PACKAGE	CIRCUIT BOARD MODEL <sup>(1)</sup>	T <sub>JA</sub> ≤ 25°C	DERATING FACTOR <sup>(2)</sup> ABOVE T <sub>JA</sub> = 25°C	T <sub>JA</sub> = 70°C POWER RATING
DGG		1111mW	12.3mW/°C	555mW
ZQL	Low-K	1034mW	11.5mW/°C	517mW
DGG <sup>(3)</sup>	High-K	1730mW	19mW/°C	865mW
ZQL		2000mW	22mW/°C	1000mW

(1) In accordance with the High-K and Low-K thermal metric definitions of EIA/JESD51-2.

(2) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

(3) DGG junction to case thermal reistance ( $\theta_{JC}$ ) is 15.4°C/W.

## TIMING REQUIREMENTS

PARAMETER		MIN	MAX	UNIT
Input clock period, t <sub>c</sub>	Input clock period, t <sub>c</sub>		100	ns
	with modulation frequency 30kHz		8%	
Input clock modulation	with modulation frequency 50kHz		6%	
High-level input clock pulse width duration,	t <sub>w</sub>	0.4 t <sub>c</sub>	0.6 t <sub>c</sub>	ns
Input signal transition time, t <sub>t</sub>			3	ns
Data set up time, D0 through D27 before CLKIN (See Figure 3)		2		ns
Data hold time, D0 through D27 after CLKIN		0.8		ns



SLLS846B-MAY 2009-REVISED SEPTEMBER 2011

DGG PACKAGE (TOP VIEW)					
IOVCC 🗖	1	56	<b>—</b> D4		
D5 🗖	2	55	<b>D</b> 3		
D6 🗖	3	54	<b>D</b> 2		
D7 🗖	4	53	🗖 GND		
GND 🗖	5	52	<b>D</b> 1		
D8 🗖	6	51	<b>D</b> 0		
D9 🗖	7	50	<b>D</b> 27		
D10 🗖	8	49	GND		
vcc 🗖	9	48	Y0M		
D11 🗖	10	47	Y0P		
D12 🗖	11	46	🗖 Y1M		
D13 🗖	12	45	TY1P		
GND 🗖	13	44			
D14 🗖	14	43	GND GND		
D15 🗖	15	42	Y2M		
D16 🗖	16	41	Y2P		
CLKSEL	17	40			
D17 🗖	18	39	CLKOUTP		
D18 🗖	19	38	Y3M		
D19 🗖	20	37	Y3P		
GND 🗖	21	36	GND		
D20 🗖	22	35	GND		
D21	23	34	PLLVCC		
D22 🗖	24	33			
D23 🗖	25	32			
	26	31			
D24 🗖	27	30	D26		
D25 🗖	28	29	GND		

#### DGG PIN LIST

Pin #	Signal	Pin #	Signal	Pin #	Signal	Pin #	Signal	
1	IOVCC	15	D15	29	GND	43	GND	
2	D5	16	D16	30	D26	44	LVDSVCC	
3	D6	17	CLKSEL	31	CLKIN	45	Y1P	
4	D7	18	D17	32	SHTDN	46	Y1M	
5	GND	19	D18	33	GND	47	Y0P	
6	D8	20	D19	34	PLLVCC	48	Y0M	
7	D9	21	GND	35	GND	49	GND	
8	D10	22	D20	36	GND	50	D27	
9	VCC	23	D21	37	Y3P	51	D0	
10	D11	24	D22	38	Y3M	52	D1	
11	D12	25	D23	39	CLKOUTP	53	GND	
12	D13	26	IOVCC	40	CLKOUTM	54	D2	
13	GND	27	D24	41	Y2P	55	D3	
14	D14	28	D25	42	Y2M	56	D4	

TEXAS INSTRUMENTS

κ

J

Н

G

F

Е

D

С

в

Α

Ο

D18

 $\bigcirc$ 

GND

Ο

D21

Ο

D23

 $\bigcirc$ 

CLKSEL

Ο

D25

Ο

D24

Ο

D17

Ο

D19

Ο

D20

Ο

D22

www.ti.com

#### ZQL PACKAGE (TOP VIEW) 6 5 4 3 2 1 Ο O D4 O D2 Ο Ο Ο D8 D7 D5 D1 Ο Ο Ο Ο Ο $\bigcirc$ D9 GND D6 D3 D0 D27 $\bigcirc$ $\bigcirc$ Ο $\bigcirc$ Ο $\bigcirc$ vcc D11 D10 GND YOP YOM $\bigcirc$ Ο Ο Ø $\bigcirc$ D13 IOVCC D12 GND Y1P Y1M Ο $\bigcirc$ $\bigcirc$ $\bigcirc$ D14 GND LVDSVCC GND Q Y2P Ο Ο $\bigcirc$ D16 D15 Y2M

Ø

CLKP

 $\bigcirc$ 

Y3P

 $\bigcirc$ 

CLKIN

PLLVCC GND

 $\bigcirc$ 

GND

 $\bigcirc$ 

GND

 $\bigcirc$ 

SHTDN

Ο

D26

 $\bigcirc$ 

CLKM

 $\bigcirc$ 

Y3M

 $\bigcirc$ 

 $\bigcirc$ 

GND

# ZOL PIN LIST

Ball #	Signal	Ball #	Signal	Ball #	Signal				
A1	GND	A2	CLKIN	A3	D26				
A4	D24	A5	D23	A6	D22				
B1	GND	B2	PLLVCC	B3	SHTDN				
B4	D25	B5	D21	B6	D20				
C1	Y3M	C2	Y3P	C3	GND				
C4	IOVCC	C5	GND	C6	D19				
D1	CLKM	D2	CLKP	D3	GND				
D4	CLKSEL	D5	D18	D6	D17				
E1	Y2M	E2	Y2P	E3	ball not populated				
E4	ball not populated	E5	D15	E6	D16				
F1	LVDSVCC	F2	GND	F3	ball not populated				
F4	ball not populated	F5	GND	F6	D14				
G1	Y1M	G2	Y1P	G3	GND				
G4	IOVCC	G5	D12	G6	D13				
H1	YOM	H2	Y0P	H3	GND				
H4	D10	H5	VCC	H6	D11				
J1	D27	J2	D0	J3	D3				
J4	D6	J5	GND	J6	D9				

Copyright © 2009–2011, Texas Instruments Incorporated



#### ZQL PIN LIST (continued)


K1	D1	K2	D2	K3	D4
K4	D5	K5	D7	K6	D8


#### **PIN FUNCTIONS**

TERMINAL	I/O	DESCRIPTION
Y0P, Y0M, Y1P, Y1M, Y2P, Y2M		Differential LVDS data outputs. Outputs are high-impedance when SHTDN is pulled low (de-asserted)
ҮЗР, ҮЗМ	LVDS Out	Differential LVDS Data outputs. Output is high-impedance when SHTDN is pulled low (de-asserted). Note: if the application only requires 18-bit color, this output can be left open.
CLKP, CLKM		Differential LVDS pixel clock output. Output is high-impedance when SHTDN is pulled low (de-asserted).
D0 – D27	CMOS IN with	Data inputs; supports 1.8V to 3.3V input voltage selectable by VDD supply. To connect a graphic source successfully to a display, the bit assignment of D[27:0] is critical (and not necessarily intuitive). For input bit assignment see Figure 14 to Figure 17 for details. Note: if application only requires 18-bit color, connect unused inputs D5, D10, D11, D16, D17, D23, and D27 to GND.
CLKIN	pulldn	Input pixel clock; rising or falling clock polarity is selectable by Control input CLKSEL.
SHTDN		Device shut down; pull low (de-assert) to shut down the device (low power, resets all registers) and high (assert) for normal operation.
CLKSEL		Selects between rising edge input clock trigger (CLKSEL = $V_{IH}$ ) and falling edge input clock trigger (CLKSEL = $V_{IL}$ ).
VCC		3.3V digital supply voltage
IOVCC		I/O supply reference voltage (1.8V up to 3.3V matching the GPU data output signal swing)
PLLVCC	Power Supply <sup>(1)</sup>	3.3V PLL analog supply
LVDSVCC		3.3V LVDS output analog supply
GND		Supply ground for VCC, IOVCC, LVDSVCC, and PLLVCC.

(1) For a multilayer pcb, it is recommended to keep one common GND layer underneath the device and connect all ground terminals directly to this plane.

www.ti.com





**RISING/FALLING EDGE** 

CLKSEL ·

# SN75LVDS83B

TEXAS INSTRUMENTS




Figure 1. Typical SN75LVDS83B Load and Shift Sequences




Figure 2. Equivalent Input and Output Schematic Diagrams



#### SLLS846B-MAY 2009-REVISED SEPTEMBER 2011

# ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>T</sub>	Input voltage threshold			IOVCC/2		V
V <sub>od</sub>	Differential steady-state output voltage magnitude	$R_1 = 100\Omega$ , See Figure 4	250		450	mV
Δ V <sub>OD</sub>	Change in the steady-state differential output voltage magnitude between opposite binary states			1	35	mV
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage	See Figure 4	1.125		1.375	V
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage	t <sub>R/F</sub> (Dx, CLKin) = 1ns			35	mV
IIH	High-level input current	V <sub>IH</sub> = IOVCC			25	μA
IL	Low-level input current	$V_{IL} = 0 V$			±10	μA
	Short aircuit output ourrent	V <sub>OY</sub> = 0 V			±24	mA
OS	Short-circuit output current	V <sub>OD</sub> = 0 V			±12	mA
oz	High-impedance state output current	$V_0 = 0 V$ to VCC			±20	μA
D .	Input pull-down integrated resistor on all inputs (Dx, CLKSEL, SHTDN, CLKIN)	IOVCC = 1.8V		200		kΩ
R <sub>pdn</sub>		IOVCC = 3.3V		100		к12
Q	Quiescent current (average)	disabled, all inputs at GND; SHTDN = $V_{IL}$		2	100	μA
	$\label{eq:shifts} \begin{array}{l} \hline \hline \textbf{SHTDN} = V_{\text{IH}}, \ \textbf{R}_{\text{L}} = 100\Omega \ (5 \ \text{places}), \\ \hline \textbf{grayscale pattern} \ (Figure 5) \\ \hline \textbf{VCC} = 3.3V, \ \textbf{f}_{\text{CLK}} = 75 \text{MHz} \end{array}$					
		I <sub>(VCC)</sub> + I <sub>(PLLVCC)</sub> + I <sub>(LVDSVCC)</sub>		51.9		
		I <sub>(IOVCC)</sub> with IOVCC = 3.3V		0.4		mA
		I <sub>(IOVCC)</sub> with IOVCC = 1.8V		0.1		
		$\label{eq:shift} \begin{array}{l} \hline \hline \textbf{SHTDN} = V_{\text{IH}}, \ \textbf{R}_{\text{L}} = 100\Omega \ (\text{5 places}), \ 50\% \\ \hline \textbf{transition density pattern} \ (Figure 5), \\ \hline \textbf{VCC} = 3.3V, \ \textbf{f}_{\text{CLK}} = 75\text{MHz} \end{array}$				
		I <sub>(VCC)</sub> + I <sub>(PLLVCC)</sub> + I <sub>(LVDSVCC)</sub>		53.3		
		I <sub>(IOVCC)</sub> with IOVCC = 3.3V		0.6		mA
		I <sub>(IOVCC)</sub> with IOVCC = 1.8V		0.2		
		$\label{eq:shtDN} \begin{array}{l} \hline \hline SHTDN = V_{IH}, R_L = 100\Omega \ (5 \ places), \ worst-case \ pattern \ (Figure \ 6), \\ VCC = 3.6V, \ f_{CLK} = 75MHz \end{array}$			Letter and the second sec	
сс	Supply current (average)	I <sub>(VCC)</sub> + I <sub>(PLLVCC)</sub> + I <sub>(LVDSVCC)</sub>		63.7		
		I <sub>(IOVCC)</sub> with IOVCC = 3.3V		1.3		mA
		I <sub>(IOVCC)</sub> with IOVCC = 1.8V		0.5		
		$\label{eq:shtDN} \begin{array}{l} \hline \textbf{SHTDN} = V_{\text{IH}}, \ \textbf{R}_{\text{L}} = 100\Omega \ (\text{5 places}), \ \text{worst-case pattern} \ (Figure \ 6), \\ f_{\text{CLK}} = 100\text{MHz} \end{array}$				
		I <sub>(VCC)</sub> + I <sub>(PLLVCC)</sub> + I <sub>(LVDSVCC)</sub>		81.6		
		I <sub>(IOVCC)</sub> with IOVCC = 3.6V		1.6		mA
		I <sub>(IOVCC)</sub> with IOVCC = 1.8V		0.6		
		$\label{eq:shtDN} \begin{split} \overline{SHTDN} = V_{IH}, \ R_L &= 100\Omega \ (5 \ places), \ worst-case \ pattern \ (Figure \ 6), \\ f_{CLK} &= 135MHz \end{split}$				
		I <sub>(VCC)</sub> + I <sub>(PLLVCC)</sub> + I <sub>(LVDSVCC)</sub>		102.2		
		I <sub>(IOVCC)</sub> with IOVCC = 3.6V		2.1		mA
		I <sub>(IOVCC)</sub> with IOVCC = 1.8V		0.8		
CI	Input capacitance			2		pF

(1) All typical values are at VCC = 3.3V,  $T_A = 25^{\circ}C$ .



#### SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>0</sub>	Delay time, CLKOUT↑ after Yn valid (serial bit position 0, equal D1, D9, D20, D5)		-0.1	0	0.1	ns
t <sub>1</sub>	Delay time, CLKOUT↑ after Yn valid (serial bit position 1, equal D0, D8, D19, D27)		<sup>1</sup> / <sub>7</sub> t <sub>c</sub> - 0.1		$^{1}/_{7}$ t <sub>c</sub> + 0.1	ns
t <sub>2</sub>	Delay time, CLKOUT↑ after Yn valid (serial bit position 2, equal D7, D18, D26. D23)		<sup>2</sup> / <sub>7</sub> t <sub>c</sub> - 0.1		$^{2}/_{7}$ t <sub>c</sub> + 0.1	ns
t <sub>3</sub>	Delay time, CLKOUT↑ after Yn valid (serial bit position 3; equal D6, D15, D25, D17)	See Figure 7, t <sub>C</sub> = 10ns,  Input clock jitter  < 25ps <sup>(2)</sup>	<sup>3</sup> / <sub>7</sub> t <sub>c</sub> - 0.1		$^{3}/_{7}$ t <sub>c</sub> + 0.1	ns
t <sub>4</sub>	Delay time, CLKOUT↑ after Yn valid (serial bit position 4, equal D4, D14, D24, D16)		<sup>4</sup> / <sub>7</sub> t <sub>c</sub> - 0.1		$^{4}/_{7}$ t <sub>c</sub> + 0.1	ns
t <sub>5</sub>	Delay time, CLKOUT↑ after Yn valid (serial bit position 5, equal D3, D13, D22, D11)		<sup>5</sup> / <sub>7</sub> t <sub>c</sub> - 0.1		<sup>5</sup> / <sub>7</sub> t <sub>c</sub> + 0.1	ns
t <sub>6</sub>	Delay time, CLKOUT↑ after Yn valid (serial bit position 6, equal D2, D12, D21, D10)		<sup>6</sup> / <sub>7</sub> t <sub>c</sub> - 0.1		$^{6}/_{7}$ t <sub>c</sub> + 0.1	ns
t <sub>c(o)</sub>	Output clock period			t <sub>c</sub>		ns
		$t_{C}$ = 10ns; clean reference clock, see Figure 8		±26		
∆t <sub>c(o)</sub>	Output clock cycle-to-cycle jitter <sup>(3)</sup>	$t_{C}$ = 10ns with 0.05UI added noise modulated at 3MHz, see Figure 8		±44		ps
Δι <sup>C(0)</sup>		$t_{C}$ = 7.4ns; clean reference clock, see Figure 8		±35		pa
		$t_{C}$ = 7.4ns with 0.05UI added noise modulated at 3MHz, see Figure 8		±42		
t <sub>w</sub>	High-level output clock pulse duration			<sup>4</sup> / <sub>7</sub> t <sub>c</sub>		ns
t <sub>r/f</sub>	Differential output voltage transition time $(t_r \text{ or } t_f)$	See Figure 4		225	500	ps
t <sub>en</sub>	Enable time, SHTDN↑ to phase lock (Yn valid)	$f_{(clk)} = 135MHz$ , See Figure 9		6		μs
t <sub>dis</sub>	Disable time, SHTDN↓ to off-state (CLKOUT high-impedance)	f <sub>(clk)</sub> = 135MHz, See Figure 10		7		ns

(1)

All typical values are at V<sub>CC</sub> = 3.3 V,  $T_A$  = 25°C. [Input clock jitter] is the magnitude of the change in the input clock period. (2) (3)

The output clock cycle-to-cycle jitter is the largest recorded change in the output clock period from one cycle to the next cycle observed over 15,000 cycles. Tektronix TDSJIT3 Jitter Analysis software was used to derive the maximum and minimum jitter value.

## **THERMAL CHARACTERISTICS**

				ZQL			DGG		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	Junction-to-free-air	Low-K JEDEC test board, 1s (single signal layer), no air flow		85					
$\theta_{JA}$	thermal resistance	High-K JEDEC test board, 2s2p (double signal layer, double buried power plane), no air flow		67.1			63.4		°C/W
$\theta_{\text{JC}}$	Junction-to-case thermal resistance	Cu cold plate measurement process		25.2			15.9		°C/W
$\theta_{JB}$	Junction-to-board thermal resistance	EIA/JESD 51-8		31.0			32.5		°C/W
Ψ <sub>JT</sub>	Junction-to-top of package	EIA/JESD 51-2		0.8			0.4		°C/W




www.ti.com

## THERMAL CHARACTERISTICS (continued)


	PARAMETER	TEST CONDITIONS	ZQL DG			DGG		UNIT	
	PARAMETER	TEST CONDITIONS	MIN TYP MAX MIN TYP MAX						
$\psi_{JB}$	Junction-to-board	EIA/JESD 51-6		30.3			32.2		°C/W
T <sub>A</sub>	Operating ambient temperature range		-10		70	-10		70	°C
TJ	Virtual junction temperature		0		105	0		105	°C

## PARAMETER MEASUREMENT INFORMATION



All input timing is defined at IOVDD / 2 on an input signal with a 10% to 90% rise or fall time of less than 3 ns. CLKSEL = 0V.

#### Figure 3. Set Up and Hold Time Definition







Figure 4. Test Load and Voltage Definitions for LVDS Outputs.

TEXAS INSTRUMENTS

SLLS846B-MAY	2009-REVISED	SEPTEMBER 2011


www.ti.com



CLKIN polarity depends on CLKSEL input level.

#### Figure 7. SN75LVDS83B Timing Definitions





TEXAS INSTRUMENTS

www.ti.com






Figure 11.

Figure 12.







SLLS846B - MAY 2009 - REVISED SEPTEMBER 2011

## **APPLICATION INFORMATION**

This section describes the power up sequence, provides information on device connectivity to various GPU and LCD display panels, and offers a pcb routing example.

#### **Power Up Sequence**

The SN75LVDS83B does not require a specific power up sequence.

It is permitted to power up IOVCC while VCC, VCCPLL, and VCCLVDS remain powered down and connected to GND. The input level of the SHTDN during this time does not matter as only the input stage is powered up while all other device blocks are still powered down.

It is also permitted to power up all 3.3V power domains while IOVCC is still powered down to GND. The device will not suffer damage. However, in this case, all the I/Os are detected as logic HIGH, regardless of their true input voltage level. Hence, connecting SHTDN to GND will still be interpreted as a logic HIGH; the LVDS output stage will turn on. The power consumption in this condition is significantly higher than standby mode, but still lower than normal mode.

The user experience can be impacted by the way a system powers up and powers down an LCD screen. The following sequence is recommended:

Power up sequence (SN75LVDS83B SHTDN input initially low):

- 1. Ramp up LCD power (maybe 0.5ms to 10ms) but keep backlight turned off.
- 2. Wait for additional 0-200ms to ensure display noise won't occur.
- 3. Enable video source output; start sending black video data.
- 4. Toggle LVDS83B shutdown to  $\overline{SHTDN} = V_{IH}$ .
- 5. Send >1ms of black video data; this allows the LVDS83B to be phase locked, and the display to show black data first.
- 6. Start sending true image data.
- 7. Enable backlight.


Power Down sequence (SN75LVDS83B SHTDN input initially high):


- 1. Disable LCD backlight; wait for the minimum time specified in the LCD data sheet for the backlight to go low.
- 2. Video source output data switch from active video data to black image data (all visible pixel turn black); drive this for >2 frame times.
- 3. Set SN75LVDS83B input SHTDN = GND; wait for 250ns.
- 4. Disable the video output of the video source.
- 5. Remove power from the LCD panel for lowest system power.

## Signal Connectivity

While there is no formal industry standardized specification for the input interface of LVDS LCD panels, the industry has aligned over the years on a certain data format (bit order). Figure 14 through Figure 17 show how each signal should be connected from the graphic source through the SN75LVDS83B input, output and LVDS LCD panel input. Detailed notes are provided with each figure.

Copyright © 2009–2011, Texas Instruments Incorporated





Note A. FORMAT: The majority of 24-bit LCD display panels require the two most significant bits (2 MSB ) of each color to be transferred over the 4th serial data output Y3. A few 24-bit LCD display panels require the two LSBs of each color to be transmitted over the Y3 output. The system designer needs to verify which format is expected by checking the LCD display data sheet.

- Format 1: use with displays expecting the 2 MSB to be transmitted over the 4th data channel Y3. This is the dominate data format for LCD panels.
- Format 2: use with displays expecting the 2 LSB to be transmitted over the 4th data channel. ٠

Note B. Rpullup: install only to use rising edge triggered clocking.

Rpulldown: install only to use falling edge triggered clocking.

- C1: decoupling cap for the VDDIO supply; install at least 1x0.01µF.
- C2: decoupling cap for the VDD supply; install at least 1x0.1µF and 1x0.01µF. •
- C3: decoupling cap for the VDDPLL and VDDLVDS supply; install at least  $1x0.1\mu$ F and  $1x0.01\mu$ F. •
- Note C. If RSVD is not driven to a valid logic level, then an external connection to GND is recommended.

Note D. RSVD must be driven to a valid logic level. All unused SN75LVDS83B inputs must be tied to a valid logic level.

#### Figure 14. 24-Bit Color Host to 24-bit LCD Panel Application




www.ti.com

# SN75LVDS83B



#### www.ti.com



Note A. Leave output Y3 NC.


Note B.**Rpullup**: install only to use rising edge triggered clocking. **Rpulldown**: install only to use falling edge triggered clocking.


- C1: decoupling cap for the VDDIO supply; install at least 1x0.01µF.
- C2: decoupling cap for the VDD supply; install at least 1x0.1µF and 1x0.01µF.
- C3: decoupling cap for the VDDPLL and VDDLVDS supply; install at least 1x0.1µF and 1x0.01µF.

#### Figure 15. 18-Bit Color Host to 18-Bit Color LCD Panel Display Application

**ISTRUMENTS** 

ÈXAS





Note B. **R3**, **G3**, **B3**: this MSB of each color also connects to the 5th bit of each color for increased dynamic range of the entire color space at the expense of none-linear step sizes between each step. For linear steps with less dynamic range, connect D1, D8, and D18 to GND.

**R2, G2, B2**: these outputs also connects to the LSB of each color for increased, dynamic range of the entire color space at the expense of none-linear step sizes between each step. For linear steps with less dynamic range, connect D0, D7, and D15 to VCC.

Note C.**Rpullup**: install only to use rising edge triggered clocking. **Rpulldown**: install only to use falling edge triggered clocking.

- C1: decoupling cap for the VDDIO supply; install at least 1x0.01µF.
- C2: decoupling cap for the VDD supply; install at least 1x0.1µF and 1x0.01µF.
- C3: decoupling cap for the VDDPLL and VDDLVDS supply; install at least 1x0.1µF and 1x0.01µF.


#### Figure 16. 12-Bit Color Host to 18-Bit Color LCD Panel Display Application


# SN75LVDS83B



#### www.ti.com

SLLS846B-MAY 2009-REVISED SEPTEMBER 2011





Note B. R0, R1, G0, G1, B0, B1: For improved image quality, the GPU should dither the 24-bit output pixel down to18-bit per pixel.

NoteC.Rpullup: install only to use rising edge triggered clocking.

Rpulldown: install only to use falling edge triggered clocking.


- C1: decoupling cap for the VDDIO supply; install at least  $1x0.01\mu$ F.
- C2: decoupling cap for the VDD supply; install at least 1x0.1 $\mu F$  and 1x0.01 $\mu F.$
- C3: decoupling cap for the VDDPLL and VDDLVDS supply; install at least 1x0.1µF and 1x0.01µF.


#### Figure 17. 24-Bit Color Host to 18-Bit Color LCD Panel Display Application

www.ti.com

## **Typical Application Schematic**

Figure 18 represents the schematic drawing of the SN75LVDS83B evaluation module.









## **PCB** Routing

www.ti.com

Figure 19 and Figure 20 show a possible breakout of the data input and output signals from the BGA package.












Figure 20. 18-Bit Color Routing (See Figure 15, Figure 16, and Figure 17 for the Schematic)

Page

SLLS846B-MAY 2009-REVISED SEPTEMBER 2011



www.ti.com

## **REVISION HISTORY**

Changes from Original (May 2009) to Revision A							
•	Changed text and replaced TBDs in Note A and Note B of Figure 14	16					
•	Changed Note B of Figure 15 - Replaced TBDs.	17					
•	Changed Note B of Figure 16 - Replaced TBDs.	18					
•	Changed Note C of Figure 17 - Replaced TBDs.	19					
•	Changed Figure 19 - removed 3 GND pin locations.	21					
•	Changed Figure 20 - removed 3 GND pin locations.	22					

#### Changes from Revision A (October 2009) to Revision B

•	Added Storage temperature, T <sub>s</sub> to ABSOLUTE MAXIMUM RATINGS	. 2
•	Added Note 3 to DISSIPATION RATINGS	. 3
•	Deleted max values for Supply current (average)	. 9
•	Changed Enable time units from ns to µs	10
•	Added Thermal Characteristics table	10
•	Changed G7(LSB) to G7(MSB) in Figure 14	16
•	Added Note C to Figure 14	16
•	Added Note D to Figure 14	16
•	Added connection between GND and D23 to Figure 19	21



21-Apr-2013

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
HPA02272DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-10 to 70	LVDS83B	Samples
SN75LVDS83BDGG	ACTIVE	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-10 to 70	LVDS83B	Samples
SN75LVDS83BDGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-10 to 70	LVDS83B	Samples
SN75LVDS83BZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-2-260C-1 YEAR	-10 to 70	LVDS83B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



21-Apr-2013

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75LVDS83BZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

26-Mar-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75LVDS83BZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	336.6	336.6	28.6

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is Pb-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments



# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated