SMLS020C - NOVEMBER 1990 - REVISED SEPTEMBER 1997

	SMLS020C – NOVEMBER 1990 – REVISED SEPTE
 Organization 262144 by 8 Bits Single 5-V Power Supply 	J PACKAGE (TOP VIEW)
 Operationally Compatible With Existing Megabit EPROMs 	$\begin{array}{c c} V_{PP} \begin{bmatrix} 1 \\ 32 \end{bmatrix} V_{CC} \\ A16 \begin{bmatrix} 2 \\ 31 \end{bmatrix} PGM \\ A16 \begin{bmatrix} 2 \\ 31 \end{bmatrix} $
 Industry Standard 32-Pin Dual-In-line Package and 32-Lead Plastic Leaded Chip Carrier 	A15 [] 3 30] A17 A12 [] 4 29 [] A14 A7 [] 5 28 [] A13
All Inputs/Outputs Fully TTL Compatible	A6 [] 6 27] A8 A5 [] 7 26] A9
 ±10% V_{CC} Tolerance 	A4 8 25 A11
Max Access/Min Cycle Time	A3 9 24 🖥 🗖
V _{CC} ± 10%	A2 10 23 A10
27C/PC020-10 100 ns	A1 [11 22] Ē
27C/PC020-12 120 ns	A0 12 21 DQ7
'27C/PC020-15 150 ns '27C/PC020-20 200 ns	
27C/PC020-25 250 ns	DQ1 [14 19] DQ5 DQ2 [15 18] DQ4
• 8-Bit Output For Use in	DQ2 [15 18] DQ4 GND 16 17 DQ3
Microprocessor-Based Systems	
 Very High-Speed SNAP! Pulse Programming 	TMS27PC020 FM PACKAGE
• Power Saving CMOS Technology	(TOP VIEW)
3-State Output Buffers	A12 A15 A16 VPP VCC PGM A17
 400 mV Minimum DC Noise Immunity With 	
Standard TTL Loads	
 Latchup Immunity of 250 mA on All Input 	
and Output Pins	
 No Pullup Resistors Required 	A5 7 27 A8 A4 8 26 A9
 Low Power Dissipation (V_{CC} = 5.5 V) 	A4 8 26 A9 A3 9 25 A11
 Low Power Dissipation (V_{CC} = 5.5 V) Active 165 mW Worst Case 	$\begin{array}{c} A3 \ \Box 9 \\ A2 \ \Box 10 \end{array} \qquad \begin{array}{c} 23 \ \Box A11 \\ 24 \ \Box \overline{G} \end{array}$
 Standby 0.55 mW Worst Case 	A1 11 23 A10
(CMOS-Input Levels)	
Temperature Range Options	
	14 15 16 17 18 19 20
description	Da1 Da2 GND Da3 Da5 Da6 Da6
The TMS27C020 series are 262144 by 8-bit	r
(2097152-bit), ultraviolet (UV) light erasable,	

PIN	INOMENCLATURE
A0-A17 DQ0-DQ7	Address Inputs Inputs (programming)/Outputs
	Chip Enable
G	Output Enable
GND	Ground
PGM	Program
VCC	5-V Power Supply
VPP	13-V Power Supply†

† Only in program mode



(EPROMs).

memories (PROMs).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

electrically programmable read-only memories

The TMS27PC020 series are one-time programmable (OTP) electrically programmable read-only



Copyright © 1997, Texas Instruments Incorporated

SMLS020C - NOVEMBER 1990 - REVISED SEPTEMBER 1997

description (continued)

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pullup resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The TMS27C020 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C020 is also offered with two choices of temperature ranges of 0° to 70°C (JL suffix) and – 40°C to 85°C (JE suffix). See Table 1.

The TMS27PC020 is offered in a 32-lead plastic leaded chip carrier using 1,25 mm (50 mil) lead spacing (FM suffix). The TMS27PC020 is offered with two choices of temperature ranges of 0°C to 70°C (FML suffix) and – 40°C to 85°C (FME suffix). See Table 1.

FUNCTION	SUFFIX FOR TEMPERATU	
	0°C TO 70°C	–40 °C TO 85°C
TMS27C040-XXX	JL	JE
TMS27PC040-XXX	FML	FME

Table 1. Temperature Range Suffixes

These EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (13 V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.

operation

The seven modes of operation for the TMS27C020 and TMS27PC020 are listed in Table 2. The read mode requires a single 5-V supply. All inputs are TTL level except for VPP during programming (13 V), and VH (12 V) on A9 for the signature mode.

				MODE				
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT	SIGNATU	RE MODE
E	VIL	VIL	VIH	VIL	VIL	VIH	V	IL
G	VIL	VIH	Х	VIH	VIL	Х	V	IL
PGM	Х	Х	Х	VIL	VIH	Х	>	<
VPP	Х	VCC	VCC	VPP	VPP	VPP	٧c	C
VCC	VCC	VCC	VCC	VCC	VCC	VCC	٧c	C
A9	Х	Х	Х	Х	Х	Х	V _H ‡	V _H ‡
A0	Х	Х	Х	Х	Х	Х	VIL	VIH
							CO	DE
DQ0-DQ7	Data Out	Hi-Z	Hi-Z	Data In	Data Out	Hi-Z	MFG	DEVICE
							97	32

Table 2. Operation Modes

 $\frac{1}{7}$ X can be V_{IL} or V_{IH}

[‡]V_H = 12 V ± 0.5 V



read/output disable

When the outputs of two or more TMS27C020s or TMS27PC020s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a single device, a low level signal is applied to the \overline{E} and \overline{G} pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins.

latchup immunity

Latchup immunity on the TMS27C020 and TMS72PC020 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.

power down

Active I_{CC} supply current can be reduced from 30 mA to 500 μ A by applying a high TTL input on \overline{E} and to 100 μ A by applying a high CMOS input on \overline{E} . In this mode all outputs are in the high-impedance state.

erasure

Before programming, the TMS27C020 is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity × exposure time) is 15-W·s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C020, the window should be covered with an opaque label. After erasure (all bits in logic high state), logic lows are programmed into the desired locations. A programmed low can be erased only by ultraviolet light.

SNAP! Pulse programming

The TMS27C020 and TMS27PC020 are programmed using the TI SNAP! Pulse programming algorithm, illustrated by the flowchart in Figure 1, which programs in a nominal time of twenty-six seconds. Actual programming time varies as a function of the programmer used.

The SNAP! Pulse programming algorithm uses an initial pulse of 100 microseconds (μ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to ten 100- μ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when V_{PP} equals 13 V, $V_{CC} = 6.5$ V, $\overline{E} = V_{IL}$, $\overline{G} = V_{IH}$. Data is presented in parallel (eight bits) on pins DQ0 through DQ7. Once addresses and data are stable, PGM is pulsed low.

More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with $V_{CC} = V_{PP} = 5 \text{ V} \pm 10\%$.

program inhibit

Programming can be inhibited by maintaining a high level input on the \overline{E} or \overline{PGM} pins.

program verify

Programmed bits can be verified with V_{PP} equals 13 V when $\overline{G} = V_{IL}$, $\overline{E} = V_{IL}$, and $\overline{PGM} = V_{IH}$.

signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 26) is forced to 12 V. Two identifier bytes are accessed by toggling A0. All other addresses must be held low. The signature code for the TMS27C020 is 9732. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code 32 (Hex), as shown in Table 3.



SMLS020C - NOVEMBER 1990 - REVISED SEPTEMBER 1997

signature mode (continued)

Table 3. Signature Mode

IDENTIFIER [†]					PII	NS				
IDENTIFIER	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
MANUFACTURER CODE	VIL	1	0	0	1	0	1	1	1	97
DEVICE CODE	VIH	0	0	1	1	0	0	1	0	32

 $\dagger \overline{E} = \overline{G} = V_{IL}$, A1 – A8 = V_{IL} , A9 = V_H , A10 – A17 = V_{IL} , $V_{PP} = V_{CC}$.



SMLS020C - NOVEMBER 1990 - REVISED SEPTEMBER 1997





Figure 1. SNAP! Pulse Programming Flowchart



SMLS020C - NOVEMBER 1990 - REVISED SEPTEMBER 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers are for the J package.



SMLS020C - NOVEMBER 1990 - REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC} (see Note 1) :	–0.6 V to 7 V
Supply voltage range, VPP :	–0.6 V to 14 V
Input voltage range (see Note 1), All inputs except A9 :	-0.6 V to $\text{V}_{\text{CC}} + 1 \text{ V}$
A9:	–0.6 V to 13.5 V
Output voltage range, with respect to V _{SS} (see Note 1) :	-0.6 V to V _{CC} + 1 V
Operating free-air temperature range ('27C020JL, '27PC020FML):	0°C to 70°C
Operating free-air temperature range ('27C020JE, '27PC020FME) :	– 40°C to 85°C
Storage temperature range, T _{stg} :	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

recommended operating conditions

				MIN	NOM	MAX	UNIT
	Quere have the set	Read mode (see	e Note 2)	4.5	5	5.5	V
VCC	Supply voltage	SNAP! Pulse pro	ogramming algorithm	6.25	6.5	6.75	V
VPP Supply voltage		Read mode		VCC-0.6	VCC	VCC+0.6	V
		upply voltage SNAP! Pulse programming algorithm		12.75	13	13.25	V
			TTL	2		V _{CC} +0.5	.,
VIH	High-level dc input voltage		CMOS	V _{CC} -0.2		V _{CC} +0.5	V
			TTL	-0.5		0.8	
VIL	Low-level dc input voltage		CMOS	-0.5		GND+0.2	V
т _А	Operating free-air temperature		'27C020JL, '27PC020FML	0		70	°C
т _А	Operating free-air temperature		^{'27C020JE,} ^{'27PC020FME}	- 40		85	°C

NOTE 2: V_{CC} must be applied before or at the same time as V_{PP} and removed after or at the same time as V_{PP}. The device must not be inserted into or removed from the board when VPP or VCC is applied.

electrical characteristics over full ranges of operating conditions

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
	I Pade Jacob da andre de la francis		I _{OH} = -20 μA	V _{CC} – 0.2	N/	
Vон	High-level dc output voltage		$I_{OH} = -2 \text{ mA}$	2.4		V
			I _{OL} = 2.1 mA		0.4	N/
VOL	Low-level dc output voltage		I _{OL} = 20 μA		0.1	V
Ιį	Input current (leakage)		$V_{I} = 0 V \text{ to } 5.5 V$		±1	μA
ю	Output current (leakage)		VO = 0 V to VCC		±1	μA
I _{PP1}	VPP supply current		V _{PP} = V _{CC} = 5.5 V		10	μA
I _{PP2}	VPP supply current (during program p	ulse)	V _{PP} = 13 V		50	mA
		TTL-input level	$V_{CC} = 5.5 V, \dots \overline{E} = V_{IH}$		500	
ICC1	V _{CC} supply current (standby)	CMOS-input level	$V_{CC} = 5.5 \text{ V}, \qquad \overline{E} = V_{CC} \pm 0.2 \text{ V}$		100	μA
ICC2	V _{CC} supply current (active)		$V_{CC} = 5.5 V$, $\overline{E} = V_{IL}$ $t_{cycle} = minimum cycle time,outputs open†$		30	mA

[†] Minimum cycle time = maximum access time.



SMLS020C - NOVEMBER 1990 - REVISED SEPTEMBER 1997

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz^{\dagger}

	PARAMETER	TEST CONDITIONS	MIN NOM [‡]	MAX	UNIT
CI	Input capacitance	V _I = 0 V, f = 1 MHz	4	8	pF
CO	Output capacitance	$V_{O} = 0 V$, $f = 1 MHz$	6	10	pF

[†]Capacitance measurements are made on sample basis only.

[‡] All typical values are at $T_A = 25^{\circ}C$ and nominal voltages.

switching characteristics over full ranges of recommended operating conditions (see Notes 3 and 4)

PA	ARAMETER	TEST	TEST '27C020-10 '27C020-12 '27PC020-10 '27PC020-12		-	^{27C020-15} 27PC020-15		27C020-20 27PC020-20		^{27C020-25} ^{27PC020-25}		UNIT	
	CONDITIONS		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t a(A)	Access time from address			100		120		150		200		250	ns
^t a(E)	Access time from chip en- able			100		120		150		200		250	ns
t _{en(G)}	Output enable time from G	CL = 100 pF,		55		55		75		75		100	ns
^t dis	Output disable time from G or E, whichever occurs first [†]	1 Series 74 TTL load, Input $t_f \le 20 \text{ ns}$, Input $t_f \le 20 \text{ ns}$	0	50	0	50	0	60	0	60	0	80	ns
^t v(A)	Output data valid time after change of ad- dress, Ē, or G, whichever oc- curs first§		0		0		0		0		0		ns

§ Value calculated from 0.5-V delta to measured output level. This parameter is sampled and not 100% tested.

NOTES: 3. For all switching characteristics, the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (See Figure 2).

4. Common test conditions apply for t_{dis} except during programming.



SMLS020C - NOVEMBER 1990 - REVISED SEPTEMBER 1997

switching characteristics for programming: V_{CC} = 6.5 V and V_{PP} = 13 V (SNAP! Pulse), T_A = 25°C (see Note 3)

	PARAMETER	MIN	MAX	UNIT
^t dis(G)	Output disable time from G	0	100	ns
ten(G)	Output enable time from G		150	ns

NOTE 3: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low (See Figure 2).


timing requirements for programming

			MIN	TYP	MAX	UNIT
^t w(PGM)	Pulse duration, program	SNAP! Pulse programming algorithm	95	100	105	μs
t _{su(A)}	Setup time, address		2			μs
t _{su(E)}	Setup time, E		2			μs
t _{su(G)}	Setup time, G		2			μs
^t su(D)	Setup time, data		2			μs
t _{su(VPP)}	Setup time, VPP		2			μs
tsu(VCC)	Setup time, V _{CC}		2			μs
^t h(A)	Hold time, address		0			μs
^t h(D)	Hold time, data		2			μs



SMLS020C - NOVEMBER 1990 - REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and fixture capacitance.
B. The ac testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.







Figure 3. Read-Cycle Timing



SMLS020C - NOVEMBER 1990 - REVISED SEPTEMBER 1997



PARAMETER MEASUREMENT INFORMATION

[†] $t_{dis(G)}$ and $t_{en(G)}$ are characteristics of the device but must be accommodated by the programmer. [‡] 13-V V_{PP} and 6.5-V V_{CC} for SNAP! Pulse programming.


Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)



SMLS020C - NOVEMBER 1990 - REVISED SEPTEMBER 1997

FM (R-PQCC-J32)

PLASTIC J-LEADED CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-016



SMLS020C - NOVEMBER 1990 - REVISED SEPTEMBER 1997

CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE

J (R-CDIP-T**) 24 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated