

SN75LVCP600S

SLLSE81 - MARCH 2011

1.5/3.0/6.0 Gbps SATA/SAS Redriver

Check for Samples: SN75LVCP600S

FEATURES

- Single 3.3 V supply
- Suitable to receive 6.0 Gbps data over up to >40 inches (1.0 meter) of FR4 PC board
- Two-level RX and TX Equalization
 - $RX \rightarrow 7$, 15dB
 - TX→ 0, -1.3dB
- Pin-selectable SATA/SAS signaling
- Programmable squelch threshold for long channels

- Low active power and partial/slumber state support
 - 106mW TYP (Active Mode @6Gbps)
 - <11mW (when link in partial/slumber state)</p>
 - Ultra-small package for optimal placement
- 10-pad 2.5mm x 2.5mm QFN
- High ESD-transient protection
 - HBM: 9,000V
 - CDM: 1,500V
 - MM: 200V

APPLICATIONS

• Notebook and desktop PCs, docking stations, active cable, servers, workstations

DESCRIPTION

The SN75LVCP600S is a single channel SATA/SAS signal conditioner supporting data rates up to 6.0Gbps. The device complies with SATA physical spec rev 3.0 and SAS electrical spec 2.0 SN75LVCP600S operates from a single 3.3V supply and has 100 Ω line termination with self-biasing feature, making the device suitable for AC coupling. The inputs incorporate an OOB (out-of-band) detector, which automatically squelch the output while maintaining a stable common mode voltage compliant to SATA/SAS link.

The SN75LVCP600S handles interconnect losses at its input with selectable equalization settings that can be programmed to match loss in the channel. For data rates of 3Gbps and lower the LVCP600S equalizes signals for a span of up to 50 inches of FR4 board material. For data rates of 6Gbps, the device compensates > 40 inches of FR4 material. Rx/Tx equalization level is controlled by the setting of signal control pins EQ and DE.

The device is hot-plug capable⁽¹⁾ preventing device damage during device *hot*-insertion such as async signal plug/removal, unpowered plug/removal, powered plug/removal, or surprise plug/removal.




Figure 1. Data Flow Block Diagram

d plug/removal, (1) Requires use of AC coupling capacitors at differential inputs lug/removal. and outputs. Table 1. ORDERING INFORMATION⁽¹⁾

PART NUMBER	PART MARKING	PACKAGE
SN75LVCP600SDSKR	600S	10-pin DSK Reel (large)
SN75LVCP600SDSKT	600S	10-pin DSK Reel (small)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SLLSE81-MARCH 2011


www.ti.com

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



EQ = LVCP600S







Figure 2. Typical Application



SLLSE81 - MARCH 2011

PIN ASSIGNMENTS



It is recomended to solder the package thermal pad to the ground plane for maximum thermal performance.

PII	N	I/O TYPE	DESCRIPTION
NO.	NAME	WOTTPE	DESCRIPTION
HIGH SPEE	D DIFFERI	ENTIAL I/O	
3	RX+	I, CML	Non-inverting and inverting CML differential inputs. These pins are tied to an internal voltage bias by
4	RX–	I, CML	dual termination-resistor circuit.
8	TX+	I, CML	Non-inverting and inverting CML differential outputs. These pins are tied to an internal voltage bias
7	TX–	I, CML	by dual termination-resistor circuit.
CONTROL	PINS		
5	EQ	I, LVCMOS	Selects equalization settings per Table 2. Internally tied to GND.
9	DE	I, LVCMOS	Selects de-emphasis settings per Table 2. Internally tied to GND.
1	MODE	I, LVCMOS	Selects SATA or SAS output levels per Table 2. Internally tied to GND
10	SQ_TH	I, LVCMOS	Selects squelch threshold settings per Table 2. Internally tied to GND
POWER			
2	V _{CC}	Power	Positive supply should be 3.3V ±10%
6	GND	Power	Supply ground


PIN FUNCTIONS

SLLSE81-MARCH 2011

www.ti.com

	14		. Octanigs						
	CONTROL PINS								
Level	EQ (typ) dB at 6Gbps	DE (typ) dB at 6Gbps	SQ_TH (see V _{OOB} spec)	MODE					
0 (default)	7	0	Full Level (normal)	SATA					
1	14	-1.3	Reduced Level (long channel)	SAS					


Table 2 EQ and DE Settings



Trace lengths are suggested values based on TI spice simulations (done over programmable limits of input EQ) to meet SATA/SAS loss and jitter spec.

Actual trace length supported by the LVCP600S may be more or less than suggested values and will depend on board layout, trace widths and number of connectors used in the high speed signal path. See eye diagrams at end of datasheet for more placement guidance.

Figure 3. Trace Length Example



A. Place supply capacitors close to device pin

B. EQ selection is set at 7db, device is set in SAS mode, DE and SQ_TH at default settings

C. Actual EQ settings depend on device placement relative to host and SATA/SAS device

Figure 4. Typical Device Implementation

OPERATION DESCRIPTION

INPUT EQUALIZATION

The SN75LVCP600S supports programmable equalization in its front stage; the equalization settings are shown in Table 2. The input equalizer is designed to recover a signal even when no eye is present at the receiver and will affectively support FR4 trace at the input anywhere from 4" to 40" at SATA 6G speed. In SAS mode, the device meets compliance point IR in a TXRX connection.

4 Submit Documentation Feedback






Figure 5. Compliance Point In SAS Mode

AUTO LOW POWER (ALP) MODE (see Figure 10)

As a redriver, the SN75LVCP600S does not participate in SATA or SAS link power management (PM) states. However, the redriver tracks link-power management mode (Partial and Slumber) by relying on the link differential voltage, V_{IDp-p} . The SATA/SAS link is continuously sending and receiving data even in long periods of disk inactivity by sending SYNC primitives (logical idle), except when the link enters Partial or Slumber mode. In these modes the link is in an electrical-idle state (EID). The device input squelch detector tracks EID status. When the input signal is in the electrical idle state, i.e. V_{IDp-p} <VOOB_SATA/VOOB_SAS and stays in this state for > 10µS, the device automatically enters the low power state. In this state, the output is driven to V_{CM} and the device selectively shuts off internal circuitry to lower power consumption by ~90% of its normal operating power. While in ALP mode, the device continues to actively monitor input signal levels; when the input signal exceeds the SATA/SAS OOB upper threshold level, the device reverts to active state. Exit time from auto low power mode is <50ns (MAX).

OUT-OF-BAND (OOB) SUPPORT

The squelch detector circuit within the device enables full detection of OOB signaling as specified in the SATA and SAS specifications. Selection of squelch threshold level is made automatically based on the state of MODE pin, SATA or SAS. Squelch circuit ON/OFF time is 8ns max. While in squelch mode, outputs are held to V_{CM} .

DEVICE POWER

The SN75LVCP600S is designed to operate from a single 3.3V supply. Always practice proper power supply sequencing procedure. Apply V_{CC} first before any input signals are applied to the device. The power down sequence is in reverse order.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		VALUE	UNIT
Supply voltage range ⁽²⁾	V _{CC}	–0.5 to 4	V
Voltage range	Differential I/O	–0.5 to 4	V
	Control I/O	–0.5 to V _{CC} + 0.5	V
Electrostatic discharge	Human body model ⁽³⁾	±9000	V
	Charged-device model ⁽⁴⁾	±1500	V
	Machine model ⁽⁵⁾	±200	V
Continuous power dissipation	See Dissipation Rating	Table	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to network ground terminal.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114-B.

(5) Tested in accordance with JEDEC Standard 22, Test Method A115-A.

⁽⁴⁾ Tested in accordance with JEDEC Standard 22, Test Method C101-A.

SLLSE81-MARCH 2011

THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾	SN75LVCP600S	
		DSK (10) PINS	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	55.7	
θ _{JCtop}	Junction-to-case (top) thermal resistance	61.9	
θ_{JB}	Junction-to-board thermal resistance	29.2	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	1.0	C/VV
Ψ_{JB}	Junction-to-board characterization parameter	29.3	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	9.4	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

typical values for all parameters are at V_{CC} = 3.3 V and T_A = 25°C; all temperature limits are specified by design

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
V _{CC}	Supply voltage		3	3.3	3.6	V
C _{COUPLING}	Coupling capacitor			12		nF
T _A	Operating free-air temperature		-40		85	°C

ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS				
DEVICE PARAMETERS										
ICC _{Max}	Active mode supply current	$\begin{array}{l} \mbox{MODE/EQ/DE/SQ_TH} = \mbox{NC}, \mbox{ K28.5 pattern at 6Gbps}, \mbox{ V}_{\mbox{ID}} \\ = \mbox{700mV}_{\mbox{pp}}, \mbox{ (SATA mode)} \end{array}$		29	41	mA				
		$\begin{array}{l} \mbox{MODE/EQ/DE/SQ_TH} = \mbox{V}_{CC}, \mbox{ K28.5 pattern at 6Gbps, V}_{ID} \\ = \mbox{700mV}_{pp}, \mbox{ (SAS mode)} \end{array}$		32	45					
I _{CCPS}	Auto power save mode I_{CC}	When auto low power conditions are met		3.3	5.0	mA				
	Maximum data rate				6.0	Gbps				
t _{PDelay}	Propagation delay	Measured using K28.5 pattern, See Figure 8		280	330	ps				
AutoLP _{ENTRY}	Auto low power entry time	Electrical idle at input, See Figure 10		11	20	μs				
AutoLP _{EXIT}	Auto low power exit time	After first signal activity, See Figure 10		30	40	ns				



SLLSE81 - MARCH 2011

ELECTRICAL CHARACTERISTICS (continued)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
ООВ			1			
V _{OOB_SAS}	Input OOB threshold (output squelched below this level)					
		F = 750MHz; SQ_TH=1, MODE = 1 Measured at receiver pin	67	85	100	
V _{OOB_SATA}	Input OOB threshold (output squelched below this level)	F = 750MHz; SQ_TH=0, MODE = 0 Measured at receiver pin	40	66	86	
		F = 750MHz; SQ_TH=1, MODE = 0 Measured at receiver pin	35	56	72	
D _{VdiffOOB}	OOB differential delta				25	mV
D _{VCMOOB}	OOB common-mode delta				50	mV
t _{OOB1}	OOB mode enter	See Figure 9		3	8	ns
t _{OOB2}	OOB mode exit	See Figure 9		3	8	ns
CONTROL LO	OGIC					
V _{IH}	High-level input voltage	For all control pins	1.4			V
V _{IL}	Low-level input voltage				0.5	V
VIN _{HYS}	Input hysteresis			115		mV
I _{IH}	High-level input current	MODE, SQ_TH = V_{CC}			30	μA
		EQ, $DE = V_{CC}$			20	
IIL	Low-level input current	MODE, SQ_TH = GND	-30			
		EQ, DE = GND	-10			
RECEIVER A	C/DC	·	1			
Z _{DIFFRX}	Differential input impedance		85	100	115	Ω
Z _{SERX}	Single-ended input impedance		40			Ω
VCM _{RX}	Common-mode voltage			1.7		V
		f = 150MHz–300MHz	18	26		
	Differential mode return loss (RL)	f = 300MHz–600MHz	14	23		
RL _{DiffRX}		f = 600MHz–1.2GHz	10 17			dB
		f = 1.2GHz–2.4GHz 8		14		
		f = 2.4GHz–3.0GHz	3	13		
RX _{DiffRLSlope}	Differential mode RL slope	f = 300MHz–6.0GHz		-13		dB/dec
		f = 150MHz–300MHz	5	10		
		f = 300MHz–600MHz	5	18		
RL _{CMRX}	Common-mode return loss	f = 600MHz–1.2GHz	2	16		dB
		f = 1.2GHz–2.4GHz	1	12		
		f = 2.4GHz–3.0GHz	1	12		
. ,		MODE = 1, f = 1.5GHz and 3.0GHz	275		1600	
V _{diffRX}	Differential input voltage PP	MODE = 0, f = 1.5GHz and 3.0GHz	225		1600	mV/ppd
		f = 150MHz–300MHz	30	47		
		f = 300MHz–600MHz	30	40		
		f = 600MHz–1.2GHz	20	34		
IB _{RX}	Impedance balance	f = 1.2GHz–2.4GHz	10	28		dB
		f = 2.4GHz–3.0GHz	10	24		
		f = 3.0GHz–5.0GHz	4	22		
		f = 5.0GHz–6.5GHz	4	22		
T _{20-80RX}	Rise/fall time	Rise times and fall times measured between 20% and 80% of the signal. SATA/SAS 6 Gbps speed measured 1" from device pin	62		75	ps

Texas Instruments

www.ti.com

SLLSE81 - MARCH 2011

ELECTRICAL CHARACTERISTICS (continued)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
T _{skewRX} Differential skew		Difference between the single-ended mid-point of the RX+ signal rising/falling edge, and the single-ended mid-point of the RX– signal falling/rising edge			30	ps
TRANSMITTI	ER AC/DC					
Z _{diffTX}	Pair differential impedance		85	100	122	Ω
Z _{SETX}	Single-ended input impedance		40			Ω
V _{TXtrans}	Sequencing transient voltage	Transient voltages on the serial data bus during power sequencing (lab load)	-1.2	0	1.2	V
		f = 150MHz–300MHz	13	22		
		f = 300MHz–600MHz	8	21		
RL _{DiffTX}	Differential mode return loss	f = 600MHz-1.2GHz	6	20		dB
		f = 1.2GHz–2.4GHz	6	17		
		f = 2.4GHz–3.0GHz	3	17		
TX _{DiffRLSlope}	Differential mode RL slope	f = 300MHz – 3.0GHz		-13		dB/dec
		f = 150MHz–300MHz	5	19		
	Common-mode return loss	f = 300MHz–600MHz	5	16		
RL _{CMTX}		f = 600MHz–1.2GHz	2 11			dB
-		f = 1.2GHz–2.4GHz	1	9		
		f = 2.4GHz–3.0GHz	1	10		
		f = 150MHz–300MHz	30	43		
		f = 300MHz–600MHz	30	40		
	Impedance balance	f = 600MHz–1.2GHz	20	32		
ΙΒ _{ΤΧ}		f = 1.2GHz–2.4GHz 10 25				dB
		f = 2.4GHz–3.0GHz	10	27		
		f = 3.0GHz–5.0GHz 4 25				
		f = 5.0GHz–6.5GHz	4	26		
D 111	Differential output voltage	DE = 1, MODE = $1 \rightarrow$ (SAS), f = 3.0GHz (under no interconnect loss)	385	850	1300	
Diff _{VppTX}	swing	DE = 0, MODE = $0 \rightarrow$ (SATA), f = 3.0GHz (under no interconnect loss)	400	600	800	mV/ppc
	De Emphasia I aval	DE = 1		-1.3		٦D
DE	De-Emphasis Level	DE = 0		0		dB
		At 1.5GHz		20	50	mVppd
VCM _{AC_TX}	TX AC CM voltage	At 3.0GHz		11	26	dBmv
		At 6.0GHz		13	30	(rms)
VCM _{TX}	Common-mode voltage			1.7		V
T _{20-80TX}	Rise/Fall time	Rise times and fall times measured between 20% and 80% of the signal. At 6Gbps SATA or SAS, under no load, measured at the pin	33	50	76	ps
T _{skewTX}	Differential skew	Difference between the single-ended mid-point of the TX+ signal rising/falling edge, and the single-ended mid-point of the TX– signal falling/rising edge, SATA or SAS mode		4	14	ps
TxR/F _{lmb}	TX rise/fall imbalance	At 3 Gbps		3	18	0/
TxAm _{plmb}	TX amplitude imbalance			1.5	10	%



SLLSE81-MARCH 2011

www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNITS
TRANSM	ITTER JITTER AT CP ⁽¹⁾		I		
3Gbps S	ATA mode				
TJ _{TX}	Total jitter ⁽¹⁾		0.26	0.38	Ul _{pp}
DJ _{TX}	Deterministic jitter	V_{ID} = 500 m V_{pp} , UI = 333ps, K28.5 control character, EQ/DE=1	0.13	0.24	UI _{pp}
RJ _{TX}	Residual random jitter	V_{ID} = 500 mV _{pp} , UI = 333ps, K28.7 control character, EQ/DE=1	1.16	1.95	ps-rms
6Gbps S	ATA mode			·	
TJ _{TX}	Total jitter ⁽¹⁾		0.37	0.61	UI _{pp}
DJ _{TX}	Deterministic jitter	V_{ID} = 500 m V_{pp} , UI = 167ps, K28.5 control character, EQ/DE=1	012	0.32	UI _{pp}
RJ _{TX}	Residual random jitter	V_{ID} = 500 m V_{pp} , UI = 167ps, K28.7 control character, EQ/DE=1	1.15	2.2	ps-rms
3Gbps S	AS mode				
TJ _{TX}	Total jitter ⁽¹⁾		0.25	0.37	UI _{pp}
DJ _{TX}	Deterministic jitter	V_{ID} = 500 m V_{pp} , UI = 333ps, K28.5 control character, EQ/DE=1	0.12	0.23	UI _{pp}
RJ _{TX}	Residual random jitter	V_{ID} = 500 m V_{pp} , UI = 333ps, K28.7 control character, EQ/DE=1	1.11	2.0	ps-rms
6Gbps S	AS mode				
TJ _{TX}	Total jitter ⁽¹⁾		0.35	0.57	UI _{pp}
DJ _{TX}	Deterministic jitter	V_{ID} = 500 mV _{pp} , UI = 167ps, K28.5 control character, EQ/DE=1	0.10	0.29	Ul _{pp}
RJ _{TX}	Residual random jitter	V_{ID} = 500 mV _{pp} , UI = 167ps, K28.7 control character, EQ/DE=1	1.10	2.14	ps-rms

(1) T_J = (14.1×RJ_{SD} + DJ) where RJ_{SD} is one standard deviation value of RJ Gaussian distribution. Jitter measurement is at the CP connector and includes jitter generated at the package connection on the printed circuit board, and at the board interconnect as shown in Figure 6.




Figure 6. Jitter Measurement Test Condition






Figure 7. TX, RX Differential Return Loss Limits




Figure 8. Propagation Delay Timing Diagram




Figure 9. OOB Enter and Exit Timing



SLLSE81 - MARCH 2011



www.ti.com





Figure 10. Auto Low Power Mode Entry and Exit Timing

TYPICAL EYE DIAGRAMS AND PERFORMANCE CURVES



A. $V_{CC} = 3.3V$; INPUT = K28.5 pattern at 1.5Gbps; 3.0Gbps and 6.0 Gbps; $V_{ID} = 1000mVpp$; TEMP = 25°C; TRACE WIDTH = 4mil

Figure 11. Eye Diagram Measurement Setup for LVCP600S

www.ti.com

INSTRUMENTS

Texas

SLLSE81-MARCH 2011




Figure 12. SATA 6.0 Gbps Signal After 16", Input of LVCP600S (MODE=0)




Figure 13. SATA 6.0 Gbps DE= 0, EQ = 1, at Output = 2" after Equalizing (MODE=0)

SLLSE81 - MARCH 2011



www.ti.com




Figure 14. SATA 6.0 Gbps signal after 32" at Input of LVCP600S (MODE=0)




Figure 15. SATA 6.0 Gbps DE= 0, EQ = 1, at Output = 2" after Equalizing (MODE=0)



SLLSE81-MARCH 2011




Figure 16. SATA 6.0 Gbps signal after 40" at Input of LVCP600S (MODE=0)




Figure 17. SATA 6.0 Gbps DE= 1, EQ = 1, at Output = 2" after Equalizing (MODE=0)

SLLSE81 - MARCH 2011



www.ti.com




Figure 18. SAS 3.0 Gbps signal after 32" at Input of LVCP600S (MODE=1)




Figure 19. SAS 3.0 Gbps DE= 0, EQ = 1, at Output = 2" after Equalizing (MODE=1)



SLLSE81-MARCH 2011

File Edit View Setup Utilities Applications Help Triggered	Tektronix _ X
🔿 🛠 🖍 📢 🖉 Run/Stop Acq Mode Sample 💌 Trig External Direct 💌 500.0mV	
Pulse - Amplitude - An Inn A An Inn Inn AN AN I- So + A AM IN	<u>=</u> <u>N</u> <u></u>
750.0mV	M1 150.0mV/div
	1WfmDB M1 🕠
na nia mia ma ma ma ma ma ma ma ma ma	
and the second	
. Leas also and a mail ann leas also and a mail ann leas also a	
eran olar order and onar plan o ar order one part of the order of	
- Dria nja naja naid naja jina nda najd naja jina naja na	
. Leas che cale cas cas pas des cale cale cas cas cas das che c	
-750.0mV	
M1 ▲ 150.0mV/ 🛛 🗧 🛛 🖉 🖉 Main 🔍 🍳 20 5000ps 🖳 15.2025 🖳 🖗	10:49 AM 3/17/2011

Figure 20. SAS 6.0 Gbps signal after 32" at Input of LVCP600S (MODE=1)




Figure 21. SAS 6.0 Gbps DE= 0, EQ = 1, at Output = 2" after Equalizing (MODE=1)

INSTRUMENTS

EXAS

www.ti.com

SLLSE81 - MARCH 2011




Figure 22. SAS 3.0 Gbps signal after 40" at Input of LVCP600S (MODE=1)




Figure 23. SAS 3.0 Gbps DE= 1, EQ = 1, at Output = 2" after Equalizing (MODE=1)

Submit Documentation Feedback

Texas Instruments

www.ti.com

SLLSE81 - MARCH 2011




Figure 24. SAS 6.0 Gbps signal after 40" at Input of LVCP600S (MODE=1)





Figure 25. SAS 6.0 Gbps DE= 1, EQ = 1, at Output = 2" after Equalizing (MODE=1)









11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SN75LVCP600SDSKR	ACTIVE	SON	DSK	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	600S	Samples
SN75LVCP600SDSKT	ACTIVE	SON	DSK	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	600S	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75LVCP600SDSKR	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2
SN75LVCP600SDSKT	SON	DSK	10	250	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75LVCP600SDSKR	SON	DSK	10	3000	210.0	185.0	35.0
SN75LVCP600SDSKT	SON	DSK	10	250	210.0	185.0	35.0

MECHANICAL DATA



See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



THERMAL PAD MECHANICAL DATA


DSK (R-PWSON-N10) PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated