



Schottky Rectifier, 2 x 40 A


TO-247AC


FEATURES

- 175 °C T_J operation
- Low forward voltage drop
- High frequency operation
- High purity, high temperature epoxy encapsulation for enhanced mechanical strength and moisture resistance
- Guard ring for enhanced ruggedness and long term reliability
- Designed and qualified according to JEDEC-JESD47
- Material categorization: For definitions of compliance please see www.vishay.com/doc?99912



PRODUCT SUMMARY	
Package	TO-247AC
$I_{F(AV)}$	2 x 40 A
V_R	150 V
V_F at I_F	0.71 V
I_{RM} max.	26 mA at 125 °C
T_J max.	175 °C
Diode variation	Common cathode
E_{AS}	0.5 mJ

DESCRIPTION

The VS-80CPQ150... center tap Schottky rectifier series has been optimized for low reverse leakage at high temperature. The proprietary barrier technology allows for reliable operation up to 175 °C junction temperature. Typical applications are in switching power supplies, converters freewheeling diodes, and reverse battery protection.

MAJOR RATINGS AND CHARACTERISTICS			
SYMBOL	CHARACTERISTICS	VALUES	UNITS
$I_{F(AV)}$	Rectangular waveform	80	A
V_{RRM}		150	V
I_{FSM}	$t_p = 5 \mu s$ sine	1930	A
V_F	40 A _{pk} , $T_J = 125 \text{ °C}$ (per leg)	0.71	V
T_J		- 55 to 175	°C

VOLTAGE RATINGS				
PARAMETER	SYMBOL	VS-80CPQ150PbF	VS-80CPQ150-N3	UNITS
Maximum DC reverse voltage	V_R	150	150	V
Maximum working peak reverse voltage	V_{RWM}			

ABSOLUTE MAXIMUM RATINGS					
PARAMETER	SYMBOL	TEST CONDITIONS		VALUES	UNITS
Maximum average forward current See fig. 5	$I_{F(AV)}$	50 % duty cycle at $T_C = 150 \text{ °C}$, rectangular waveform	per leg	40	A
			per device	80	
Maximum peak one cycle non-repetitive surge current per leg See fig. 7	I_{FSM}	5 μs sine or 3 μs rect. pulse 10 ms sine or 6 ms rect. pulse	Following any rated load condition and with rated V_{RRM} applied	1930	
				500	
Non-repetitive avalanche energy per leg	E_{AS}	$T_J = 25 \text{ °C}$, $I_{AS} = 1.0 \text{ A}$, $L = 1 \text{ mH}$		0.5	mJ
Repetitive avalanche current per leg	I_{AR}	Current decaying linearly to zero in 1 μs Frequency limited by T_J maximum $V_A = 1.5 \times V_R$ typical		1.0	A



ELECTRICAL SPECIFICATIONS						
PARAMETER	SYMBOL	TEST CONDITIONS	TYP.	MAX.	UNITS	
Maximum forward voltage drop per leg See fig. 1	V _{FM} ⁽¹⁾	40 A	T _J = 25 °C	0.82	0.86	V
		80 A		0.97	1.09	
		40 A	T _J = 125 °C	0.67	0.71	
		80 A		0.80	0.85	
Maximum reverse leakage current per leg See fig. 2	I _{RM}	T _J = 25 °C	V _R = Rated V _R	10	200	μA
		T _J = 125 °C		12	26	mA
Typical junction capacitance per leg	C _T	V _R = 5 V _{DC} (test signal range 100 kHz to 1 MHz) 25 °C	-	1100	pF	
Typical series inductance per leg	L _S	Measured lead to lead 5 mm from package body	-	7.5	nH	
Maximum voltage rate of change	dV/dt	Rated V _R	-	10 000	V/μs	

Note

(1) Pulse width < 300 μs, duty cycle < 2 %

THERMAL - MECHANICAL SPECIFICATIONS				
PARAMETER	SYMBOL	TEST CONDITIONS	VALUES	UNITS
Maximum junction and storage temperature range	T _J , T _{Stg}		- 55 to 175	°C
Maximum thermal resistance, junction to case per leg	R _{thJC}	DC operation See fig. 4	0.6	°C/W
Maximum thermal resistance, junction to case per package		DC operation	0.3	
Typical thermal resistance, case to heatsink	R _{thCS}	Mounting surface, smooth and greased	0.24	
Approximate weight			6	g
			0.21	oz.
Mounting torque	minimum		6 (5)	kgf · cm (lbf · in)
	maximum		12 (10)	
Marking device		Case style TO-247AC (JEDEC)	80CPQ150	




Fig. 1 - Maximum Forward Voltage Drop Characteristics (Per Leg)




Fig. 2 - Typical Values of Reverse Current vs. Reverse Voltage (Per Leg)




Fig. 3 - Typical Junction Capacitance vs. Reverse Voltage (Per Leg)




Fig. 4 - Maximum Thermal Impedance Z_{thJC} Characteristics (Per Leg)




Fig. 5 - Maximum Allowable Case Temperature vs. Average Forward Current (Per Leg)




Fig. 6 - Forward Power Loss Characteristics (Per Leg)




Fig. 7 - Maximum Non-Repetitive Surge Current (Per Leg)





Fig. 8 - Unclamped Inductive Test Circuit

Note

- (1) Formula used: $T_C = T_J - (P_d + P_{dREV}) \times R_{thJC}$;
- P_d = Forward power loss = $I_{F(AV)} \times V_{FM}$ at $(I_{F(AV)}/D)$ (see fig. 6);
- P_{dREV} = Inverse power loss = $V_{R1} \times I_R (1 - D)$; I_R at $V_{R1} = 80\%$ rated V_R



ORDERING INFORMATION TABLE




- 1** - Vishay Semiconductors product
- 2** - Current rating (80 = 80 A)
- 3** - Circuit configuration:
C = Common cathode
- 4** - Package:
P = TO-247
- 5** - Schottky "Q" series
- 6** - Voltage code (150 = 150 V)
- 7** - Environmental digit
 - PbF = Lead (Pb)-free and RoHS compliant
 - -N3 = Halogen-free, RoHS compliant, and totally lead (Pb)-free

ORDERING INFORMATION (Example)			
PREFERRED P/N	QUANTITY PER T/R	MINIMUM ORDER QUANTITY	PACKAGING DESCRIPTION
VS-80CPQ150PbF	25	500	Antistatic plastic tube
VS-80CPQ150-N3	25	500	Antistatic plastic tube

LINKS TO RELATED DOCUMENTS	
Dimensions	www.vishay.com/doc?95542
Part marking information	TO-247AC PbF www.vishay.com/doc?95226
	TO-247AC -N3 www.vishay.com/doc?95007

TO-247

DIMENSIONS in millimeters and inches



SYMBOL	MILLIMETERS		INCHES		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	4.65	5.31	0.183	0.209	
A1	2.21	2.59	0.087	0.102	
A2	1.17	1.37	0.046	0.054	
b	0.99	1.40	0.039	0.055	
b1	0.99	1.35	0.039	0.053	
b2	1.65	2.39	0.065	0.094	
b3	1.65	2.33	0.065	0.092	
b4	2.59	3.43	0.102	0.135	
b5	2.59	3.38	0.102	0.133	
c	0.38	0.89	0.015	0.035	
c1	0.38	0.84	0.015	0.033	
D	19.71	20.70	0.776	0.815	3
D1	13.08	-	0.515	-	4

SYMBOL	MILLIMETERS		INCHES		NOTES
	MIN.	MAX.	MIN.	MAX.	
D2	0.51	1.35	0.020	0.053	
E	15.29	15.87	0.602	0.625	3
E1	13.46	-	0.53	-	
e	5.46 BSC		0.215 BSC		
Ø K	0.254		0.010		
L	14.20	16.10	0.559	0.634	
L1	3.71	4.29	0.146	0.169	
N	7.62 BSC		0.3		
Ø P	3.56	3.66	0.14	0.144	
Ø P1	-	7.39	-	0.291	
Q	5.31	5.69	0.209	0.224	
R	4.52	5.49	0.178	0.216	
S	5.51 BSC		0.217 BSC		

Notes

- (1) Dimensioning and tolerancing per ASME Y14.5M-1994
- (2) Contour of slot optional
- (3) Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body
- (4) Thermal pad contour optional with dimensions D1 and E1
- (5) Lead finish uncontrolled in L1
- (6) Ø P to have a maximum draft angle of 1.5 to the top of the part with a maximum hole diameter of 3.91 mm (0.154")
- (7) Outline conforms to JEDEC® outline TO-247 with exception of dimension c and Q



Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.