

## Programmable Peripheral **PSD4XX Family**Field-Programmable Microcontroller Peripherals

## Key Features

user to efficiently implement a highly integrated embedded control system in a short time. The PSD4XX family has a variety of functions such as ZPLDs, I/O Ports, Power Management, EPROM and SRAM.
"No Glue-Logic" user programmable interface to 8 or 16 bit microcontroller multiplexed and non-multiplexed bus. The bus control logic can directly decode control signals generated by 8031, 80196, 80186, 68HC11, 68HC16, 683XX, 16000, Z80, and Z8 architecture. Extended address capability up to 24 bits of address.
A range of ZPLD (Zero Power PLD) architectures have up to 24 macrocells, 59 inputs and 126 output product terms. The PSD4XX includes 2 functional ZPLDs which enable the user to efficiently implement a variety of state machines, logic functions, address decoding and control of the internal PSD4XX functional blocks .
The ZPLDs use a Zero Power CMOS technology that reduces the device standby current to 10 $\mu$ A typical. Unused product terms are disabled to reduce operating power.
40 I/O Ports that can be individually configured by the user as standard MCU I/O ports, PLD I/O, latched address outputs and special function I/O. Two eight bit I/O ports can be configured as Open Drain Outputs.
The PSD4XX family contains EPROM densities of 256 Kbit, 512 Kbit and 1 Mbit that can be configured as 8 or 16 bit data width. The EPROM is divided into 4 equal blocks that can be mapped to different address spaces. Access time is 70 ns which includes address latching and decoding PLD. The EPROM has a low power mode that is controlled by the CMiser-Bit.
The PSD4XX family contains a 16 Kbit scratch pad SRAM that can be configured as 8 or 16 bit data width. Access time is 70 ns which includes address latching and decoding PLD. The SRAM can be used as standby storage if standby power is supplied to the Vstdby pin. Switching between $V_{CC}$ and Vstdby occurs automatically.
Page Logic is connected to the ZPLDs and enables address space expansion of Microcontrollers with limited address space capability. Up to 16 pages are available.
A security bit prevents reading the PSD4XX configuration, ZPLD and EPROM contents. This inhibits copying the device on a programmer.
Port A can be used as a buffered microcontroller data bus ( Peripheral I/O Mode) of the microcontroller bus. This provides easy access to sub-systems that require more drive on the data bus or accessing a resource that is shared by another MCU or DMA Controller.
PSD4XX standard versions are ideal for general purpose applications
PSD4XXM mask-programmable versions are ideal for code-stable, high-volume low cost applications

Key Featur	es
(Cont.)	

Low power operation is achieved by using a Power Management Unit (PMU) that
enables automatic stand-by modes in the EPROM, SRAM, and ZPLDs. It also disables
the clock to the ZPLD. Also available is an automatic power down mode using the
ALE signal. A Sleep mode is available that consumes only 10 µA standby power
consumption.

- ☐ Package choices include 68 pin plastic (J) and ceramic (L) chip carriers.
- □ The PSD4XX family is supported with PC based PSDsoft<sup>TM</sup> MS-Windows® compatible development tools. Offering ABEL® as a design entry method (PSDabel<sup>TM</sup>), an efficient Fitter, Address Translator, MagicPro® programmer and a full chip simulator (SILOS III<sup>TM</sup> from SIMUCAD<sup>TM</sup>) (PSDsim<sup>TM</sup>) are included.

## General Description

The PSD4XX series of Field Programmable Microcontroller Peripherals represent a major advance in the evolution of Programmable Peripherals. They combine an innovative architecture with state of the art technology to provide user programmability (logic, functions, memory), flexibility, high integration, optimum performance, and low power . For example, the PSD413A2 can implement a full peripheral subsystem and has the following features:

Two ZPLDs with a total of 59 inputs, 126 product terms outputs, 24 macrocells
and 24 I/O pins.
40 individually programmable I/O pins that are divided into 5 Ports.
4-Bit Page Register for external memory addressing
1 Mbit EPROM consisting of four 256 Kbit blocks.
16 Kbit of standby SRAM that can automatically switch into standby mode.
Power management unit with automatic standby and sleep modes.
Security mode.

Figure 1 is a top level block diagram of the PSD4XX. Refer to Table 1 and other sections for details on functionality, DC/AC specifications, packages and ordering information.


At the core of the PSD4XX are ZPLDs dedicated to the functions they perform:

- ☐ Decoding ZPLD (DPLD)
- ☐ General Purpose ZPLD (GPLD)

Both ZPLDs receive the same inputs through the ZPLD bus and are differentiated by their output destinations. The Decoder PLD (DPLD) has as its main function to perform address space decoding for the internal I/O Ports, four blocks of EPROM, standby SRAM and peripheral mode of Port A. The address decoding can be based on any address input, control signal (RD, PSEN, etc.) and page logic. Address inputs originate from either the microcontroller interface (ADIO Port) or other I/O Ports for additional decoding. The DPLD also supports special requirements of 8031 architecture based designs that need to store data in the EPROM or execute programs from the SRAM.



Figure 1. PSD4XX Block Diagram



# General Description (Cont.)

The general purpose PLD (GPLD) is a general purpose ZPLD that can be used to implement state machines and logic . The GPLD has up to 59 inputs, 118 product terms, 24 flexible macrocells and 24 I/O pins that are connected to Ports A, B and E. The GPLD can also decode the microcontroller address bus and generate chip selects to external peripherals or memories.

The ZPLDs are designed to consume minimum power using Zero Power design techniques. A configuration bit (Turbo bit), that can be set by the MCU, will automatically place the ZPLDs into standby if no inputs are changing. Any unused product terms will be turned off during programming and will not consume any power in the system.

The PSD4XX has 40 I/O pins that are divided into 5 ports. Each I/O pin can be individually configured to provide many functions. Ports A, B and E have the capability to be configured as standard MCU I/O ports, GPLD I/O, or latched address outputs for multiplexed address/data controllers. Ports C and D are standard I/O ports that can also be configured as ZPLD inputs or as a data bus for microcontrollers with a non-multiplexed bus.

The PSD4XX can easily interface with no "glue-logic" to a variety of 8 and 16-bit microcontrollers with a multiplexed or non-multiplexed bus. All of the control signals are connected to the two ZPLDs enabling the user to generate timing and decoding signals for external peripherals. For controllers that do not have a Reset output, the PSD4XX can generate a RESET output based on its RESET input. This input includes hysteresis.

The PSD4XX contains EPROM and scratchpad SRAM. The EPROM densities are 256 Kbit, 512 Kbit and 1 Mbit and are divided into four blocks. Each block can be located in a different address location. The access time of the EPROM includes the address latching and DPLD decoding. The 16 Kbit Standby SRAM may be used as an extension of the microcontroller SRAM and also to store backup information that is necessary after a system power down. Backup power to the SRAM is supplied by the Vstdby pin. Switching between  $V_{CC}$  and Vstdby occurs automatically when  $V_{CC}$  power is removed.

A four bit Page Register enables easy access to the I/O Section, EPROM and SRAM for microcontrollers with limited address space . The Page Register outputs are connected to all ZPLDs and can be used to page external devices as well as the internal PSD4XX functional units.

A Power Management Unit (PMU) in the PSD4XX enables the user to control the power consumption on selected functional blocks based on system requirements. For microcontrollers that do not generate a Chip Select input ( $\overline{\text{CSI}}$ ) to the peripheral device, the PMU includes an Automatic Power Down unit (APD) that will turn off the PSD4XX (into standby or sleep mode) based on inactivity of the ALE. The polarity of ALE inactivity can be defined by the user. In addition to standby mode, the PSD4XX includes a SLEEP mode that will reduce the power consumption to 10  $\mu$ A.



# General Description (Cont.)


The PSD4XX family is supported by the WSI-PSD Development System (PSDsoft, see Figure 2) which runs under MS-Windows on the PC. Design entry is done using PSDabel which creates a minimized logic implementation. PSDabel also provides logic simulation of the ZPLD. The PSD4XX desired configuration is entered using a simple Windows based menu. The PSDcompiler, which consists of a Fitter and Address Translator, generates an object file from the PSDabel and MCU code files. The object file can be down loaded to a programmer (MagicPro<sup>®</sup>, Data I/O or other third party) or to PSDsim (Silos III Logic simulator) providing full chip simulation.

The PSD4XX standard versions include up to 1 Mb of EPROM, 16 Kbit SRAM, Decode PLD (DPLD), General Purpose PLD (GPLD), and five 8-bit I/O Ports. They are ideal for general purpose embedded systems applications.

The PSD4XXM mask-programmable versions deliver the lowest cost PSD4XX solution. See the Masked-PSD Ordering Information chapter in this databook for the mask-programmable PSD4XXM ordering procedure.

References in this document to PSD4XX versions are generic and include PSD4XXM products.

Figure 2. PSDsoft Development Tools



## PSD4XX Family

There are 12 unique devices in the PSD4XX family. The part classifications are based on ZPLD configuration and size, EPROM size, and data bus width. The features of each part are listed in Table 1.

Table 1. PSD4XX Product Matrix

Dort	Dart Puc		DPLD + GPLD				<b>EPROM</b>	SRAM
Part #	Bus Bit	Inputs	Product Terms	Registered Macrocells	I/O Pins	PMU	K Bit	K Bit
401A1	x8/x16	37	113	8	40	Yes	256	16
411A1	x8	37	113	8	40	Yes	256	16
402A1	x8/x16	37	113	8	40	Yes	512	16
412A1	x8	37	113	8	40	Yes	512	16
403A1	x8/x16	37	113	8	40	Yes	1024	16
413A1	x8	37	113	8	40	Yes	1024	16
401A2	x8/x16	59	126	24	40	Yes	256	16
411A2	x8	59	126	24	40	Yes	256	16
402A2	x8/x16	59	126	24	40	Yes	512	16
412A2	x8	59	126	24	40	Yes	512	16
403A2	x8/x16	59	126	24	40	Yes	1024	16
413A2	x8	59	126	24	40	Yes	1024	16

**NOTE:** PMU = Power Management Unit.

## Table 2. PSD4XX Pin Descriptions

The following table describes the pin names and pin functions of the PSD4XX. Pins that have multiple names and/or functions are defined by user configuration.

Pin Name	Pin Function	Туре	Function Descriptions
ADIO0 – ADIO15	Address/data bus	I/O	Address/data bus, multiplexed bus mode     Address bus, non-multiplexed bus mode
RD	Multiple Names 1. Read 2. E 3. DS 4. LDS	I	Multiple functions 1. Read signal 2. E signal (Clock) 3. Data strobe signal 4. Low byte data strobe
WR	Multiple Names 1. WR 2. R/W 3. WRL	I	Multiple functions 1. Write signal 2. Read-write signal 3. Low byte write signal
CSI	Chip Select Input	I	Active low, select PSD4XX standby mode if high.
RESET	Reset Input	I	Reset I/O ports, ZPLD/macrocells, and Configuration Registers. Active low.
CLKIN	Input clock	I	Clock input to ZPLD macrocells, ZPLD Array and APD counter. Connect to ground if Clock Input not used.
PA0 – PA7	I/O Port A	I/O	Multiple functions 1. I/O port 2. ZPLD/macrocell I/O port 3. Latched address outputs (PA0 − PA7) → (A0 − A7) 4. High address inputs (A16 − A23)
PB0 – PB7	I/O Port B	I/O	Multiple functions 1. I/O port 2. ZPLD/macrocell I/O port 3. Latched address outputs (PB0−PB7) → (A0−A7) or (A8−A15)
PC0 – PC7	I/O Port C	I/O CMOS or OD	Multiple functions 1. I/O port 2. ZPLD input port* 3. Latched address outputs (PC0 − PC7) → (A0−A7) 4. Data Port (D0 − D7, non-multiplexed bus)
PD0 – PD7	I/O Port D	I/O CMOS or OD	Multiple functions 1. I/O port 2. ZPLD input port* 3. Latched address outputs (PD0-PD7) → (A0-A7) or (A8-A15) 4. Data Port (D8-D15, non-multiplexed bus)

<sup>\*</sup>Available only in PSD4XXA2 Series.



## Table 2. PSD4XX Pin Descriptions (Cont.)

Pin Name	Pin Function	Туре	Function Descriptions
PE0	Port PE, pin 0 1. BHE 2. PSEN 3. WRH 4. UDS 5. SIZO 6. PE0 7. PE0 8. PE0	I/O	Multiple functions 1. High byte enable, 16 bit data 2. Read program memory, 8031 signal 3. Write high data byte 4. Upper Data Strobe 5. Byte enable, 68300 signal 6. I/O pin 7. ZPLD I/O pin 8. Latched Address Out – A0
PE1	Port PE, pin 1 1. ALE 2. PE1 3. PE1 4. PE1	I/O	Multiple functions 1. Address strobe 2. I/O pin 3. ZPLD I/O pin 4. Latched Address Out – A1
PE2	Port PE, pin 2 1. PE2 2. PE2 3. PE2	I/O	Multiple functions 1. I/O pin 2. ZPLD I/O pin* 3. Latched Address Out – A2
PE3	Port PE, pin 3 1. PE3 2. PE3 3. PE3	I/O	Multiple functions 1. I/O pin 2. ZPLD I/O pin* 3. Latched Address Out – A3
PE4	Port PE, pin 4 1. PE4 2. PE4 3. PE4	I/O	Multiple functions 1. I/O pin 2. ZPLD I/O pin* 3. Latched Address Out – A4
PE5	Port PE, pin 5 1. PE5 2. PE5 3. PE5	I/O	Multiple functions 1. I/O pin 2. ZPLD I/O pin* 3. Latched Address Out – A5
PE6	Port PE, pin 6 1. PE6 2. PE6 3. PE6	I/O	Multiple functions 1. I/O pin 2. ZPLD I/O pin* 3. Latched Address Out – A6
PE7	Port PE, pin 7 1. APD CLK 2. PE7 3. PE7 4. PE7	I/O	Multiple functions 1. Automatic Power Down Clock Input 2. I/O pin 3. ZPLD I/O pin* 4. Latched Address Out – A7
Vstdby	Vstdby	I	SRAM power pin for standby operation (battery backup)
V <sub>CC</sub>	V <sub>CC</sub>	I	V <sub>CC</sub> power pin
GND	GND	I	Ground pin

<sup>\*</sup>Available only in PSD4XXA2 series.



The PSD4XX Architecture	PSD4XX consists of five major functional blocks:    ZPLD Block
The ZPLD Block	The PSD4XX series devices provide two ZPLD configurations. The ZPLD in the <b>PSD4XXA</b> 1 devices has 8 registered macrocells, 8 combinatorial macrocells, and up to 113 product terms.
	The <b>PSD4XXA2</b> has a full function ZPLD with 24 registered macrocells and up to 126 product terms.
The PSD4XXA1 ZPLD Block	<ul> <li>Key Features</li> <li>□ 2 Embedded ZPLD devices</li> <li>□ 8 registered and 8 combinatorial macrocells</li> <li>□ Combinatorial/registered outputs</li> <li>□ Maximum 113 product terms</li> <li>□ Programmable output polarity</li> <li>□ User configured register clear/preset</li> <li>□ User configured register clock input</li> <li>□ 37 Inputs</li> <li>□ Accessible via 16 I/O pins</li> <li>□ Power Saving Mode</li> <li>□ UV-Erasable</li> </ul>
	<ul> <li>General Description</li> <li>The ZPLD block has 2 embedded PLD devices:</li> <li>□ DPLD         The Address Decoding PLD, generating select signals to internal I/O or memory blocks.     </li> <li>□ GPLD         The General Purpose PLD provides 8 registered and combinatorial programmable macrocells for general or complex logic implementation; dedicated to user application.     </li> </ul>

Figure 3 shows the architecture of the ZPLD. The PLD devices all share the same input bus. The true or complement of the 37 input signals are fed to the programmable AND-ARRAY. Names and sources of the input signals are shown in Table 3. The PB signals, depending on user configuration, can either be macrocell feedbacks or inputs from Port B.



Figure 3. ZPLD Block Diagram




Table 3. ZPLD Input Signals

Signal Name	From
PA0 – PA7	Port A inputs or Macrocell PA feedback
PB0 – PB7	Port B inputs or Macrocell PB feedback
PE0 – PE1	Port E inputs (signals ALE, PSEN/BHE)
PGR0 – PGR3	Page Mode Register
A8 – A15, A0, A1	MCU Address Lines
RD/E/DS	MCU bus signal
WR/R_W	MCU bus signal
CLKIN	Input Clock
RESET	Reset input
CSI	CSI input (ORed with power down from PMU)

#### The DPLD

The DPLD is used for internal address decoding generating the following eight chip select signals:

□ ESO - ES3
 EPROM selects, block 0 to block 3

 □ RSO
 SRAM block select

 □ CSIOP
 I/O Decoder chip select

 □ PSEL0 - PSEL1

Peripheral I/O mode select signals

The I/O Decoder enabled by the CSIOP generates chip selects for on-chip registers or I/O ports based on address inputs A[7:0].

As shown in Figure 4, the DPLD consists of a large programmable AND ARRAY. There are a total of 37 inputs and 8 outputs. Each output consists of a single product term. Although the user can generate select signals from any of the inputs, the select signals are typically a function of the address and Page Register inputs. The select signals are defined by the user in the ABEL file (PSDabel).

The address line inputs to the DPLD include A0, A1 and A8 – A15. If more address lines are needed, the user can bring in the lines through Port A to the DPLD.



#### The GPLD

The structure of the General Purpose PLD consists of a programmable AND ARRAY and 2 sets of I/O Macrocells. The ARRAY has 37 input signals, same as the DPLD. From these inputs, "ANDed" functions are generated as product term inputs to the macrocells. The I/O Macrocell sets are named after the I/O Ports they are linked to, e.g., the macrocells connected to Port B are named PB Macrocells. The PB macrocells are registered macrocells with D-type flip-flops, where PA consists of combinatorial macrocells.

#### PA Macrocell Structure

Figure 5 shows the PA Macrocell block, which consists of 8 identical combinatorial macrocells. Each macrocell output can be connected to its own I/O pin on Port A. There is one user programmable global product term that is output from the GPLD's AND ARRAY which is shared by all the macrocells in Port A:

□ PA.OE
Enable or tri-state Port A output pins

The circuit of a PA Macrocell is shown in Figure 6. There are 4 product terms from the GPLD's AND ARRAY as inputs to the macrocell. Users can select the polarity of the output, and configure the macrocell to operate as:

□ GPLD Input
 Use Port A pin as dedicated input

 □ GPLD Output
 Use Port A pin as dedicated output



Figure 4. DPLD Logic Array




Figure 5. PA Macrocell Block Diagram





Figure 6. PA Macrocell



#### Port B Macrocell Structure

Figure 7 shows the PB Macrocell block, which consists of 8 identical macrocells. Each macrocell output can be connected to its own I/O pin on Port B. The two inputs, CLKIN and MACRO-RST, are used as clock and clear inputs to all the macrocells. The CLKIN comes directly from the CLKIN input pin. The MACRO-RST is the same as the Reset input pin except it is user configurable.

The circuit of a PB Macrocell is shown in Figure 8. There are 10 product terms from the GPLDs AND ARRAY as inputs to the macrocell. Users can select the polarity of the output, and configure the macrocell to operate as:

an	d configure the macrocell to operate as.
	Registered Output Select output from D flip flop.
	Combinatorial Output Select output from OR gate.
	GPLD Input Use Port B pin as dedicated input.
	GPLD Output Use Port B pin as dedicated output.
	GPLD I/O Use Port B pin as bidirectional pin.
	Macrocell Feedback Register feedback for state machine implementations or expander feedback from the combinatorial output, to possibly expand the number of product terms available to another macrocell.
	In case of "Buried Feedback", where the output of the macrocell is not connected to a Port B pin, Port B can be configured to perform other user defined I/O functions.
	ach D flip flop in the macrocells has its own dedicated asynchronous clear, preset and ack input. The signals are defined as follow:
	PRESET Active only if defined by a product term (PBi.PR)
	CLEAR Two selectable inputs: Reset input and/or user defined product term (PBi.RE)
	<b>CLK</b> Two selectable inputs — CLKIN input or user defined product term (PBi.CLK). The macrocell is operated in Synchronous Mode if the clock input is CLKIN, and is in Asynchronous Mode if the clock is a product-term clock defined by the user.

Figure 9 shows the input/output path of a PB macrocell to the Port pin with which it is associated. If the Port pin is specified as a PB output pin in the PSDsoft, the MUX in the I/O Port Cell selects the PB Macrocell as an output of the Port pin. The output enable signal to the buffer in the I/O cell can be controlled by a product term from the AND Array.

If the Port pin is specified as a ZPLD input pin, the MUX in the PB Macrocell selects the Port input signal to be one of the 61 signals in the ZPLD Input Bus.



#### The ZPLD Power Management

The ZPLD implements a Zero Power Mode, which provides considerable power savings for low to medium frequency operations. To enable this feature, the ZPLD Turbo bit in the Power Management Mode Register 0 (PMMR0) has to be turned off.

If none of the inputs to the ZPLD are switching for a time period of 90ns, the ZPLD puts itself into Zero Power Mode and the current consumption is minimal. The ZPLD will resume normal operation as soon as one or more of the inputs change state.

Two other features of the ZPLD provide additional power savings:

#### 1. Clock Disable:

Users can disable the clock input to the ZPLD and/or macrocells,thereby reducing AC power consumption.

#### 2. Product Term Disable:

Unused product terms in the ZPLD are disabled by the PSDsoft Software automatically for further power savings.

The ZPLD power configuration is described in the Power Management Unit section.



Figure 7. PB Macrocell Block Diagram




Figure 8. PB Macrocell





Figure 9. PB Macrocell Input/Output Port



#### The PSD4XXA2 **ZPLD Block**

Key Fea	atures
---------	--------

	2 Embedded ZPLD devices				
	24 macrocells				
	Combinatorial/registered outputs				
	Maximum 126 product terms				
	Programmable output polarity				
	User configured register clear/preset				
	User configured register clock input				
	59 Inputs				
	Accessible via 24 I/O pins				
	Power Saving Mode				
	UV-Erasable				
Ge	neral Description				
Th	The ZPLD block has 2 embedded PLD devices:				
	npi n				

The Address Decoding PLD, generating select signals to internal I/O or memory blocks.

☐ GPLD

The General Purpose PLD provides 24 programmable macrocells for general or complex logic implementation; dedicated to user application.

Figure 10 shows the architecture of the ZPLD. The PLD devices all share the same input bus. The true or complement of the 59 input signals are fed to the programmable AND-ARRAY. Names and source of the input signals are shown in Table 4. The PA, PB, PE signals, depending on user configuration, can either be macrocell feedbacks or inputs from Port A, B or E.



Figure 10. PSD4XXA2 ZPLD Block Diagram




Table 4. ZPLD Input Signals

Signal Name	From		
PA0 – PA7	Port A inputs or Macrocell PA feedback		
PB0 – PB7	Port B inputs or Macrocell PB feedback		
PE0 – PE7	Port E inputs or Macrocell PE feedback		
PC0 – PC7	Port C inputs		
PD0 – PD7	Port D inputs		
PGR0 – PGR3	Page Mode Register		
A8 – A15, A0, A1	MCU Address Lines		
RD/E/DS	MCU bus signal		
WR/R_W	MCU bus signal		
CLKIN	Input Clock		
RESET Reset input			
CSI			

#### The DPLD

The DPLD is used for internal address decoding generating the following eight chip select signals:


The I/O Decoder enabled by the CSIOP generates chip selects for on-chip registers or I/O ports based on address inputs A[7:0].

As shown in Figure 11, the DPLD consists of a large programmable AND ARRAY. There are a total of 59 inputs and 8 outputs. Each output consists of a single product term. Although the user can generate select signals from any of the inputs, the select signals are typically a function of the address and Page Register inputs. The select signals are defined by the user in the ABEL file (PSDabel).

The address line inputs to the DPLD include A0, A1 and A8 – A15. If more address lines are needed, the user can bring in the lines through Port A to the DPLD.



Figure 11. DPLD Logic Array



#### The GPLD

The structure of the General Purpose PLD consists of a programmable AND ARRAY and 3 sets of I/O Macrocells. The ARRAY has 59 input signals, same as the DPLD. From these inputs, "ANDed" functions are generated as product term inputs to the macrocells. The I/O Macrocell sets are named after the I/O Ports they are linked to, e.g., the macrocells connected to Port A are named PA Macrocells. The 3 sets of macrocells, PA, PB and PE, are similar in structure and function.

Figure 12 shows the output/input path of a GPLD macrocell to the Port pin with which it is associated. If the Port pin is specified as a GPLD output pin in PSDsoft, the MUX in the I/O Port Cell selects the GPLD macrocell as an output of the Port pin. The output enable signal to the buffer in the I/O cell can be controlled by a product term from the AND ARRAY.

If the Port pin is specified as a ZPLD input pin, the MUX in the GPLD macrocell selects the Port input signal to be one of the 61 signals in the ZPLD Input Bus.

#### Port A Macrocell Structure

Figure 13 shows the PA Macrocell block, which consists of 8 identical macrocells. Each macrocell output can be connected to its own I/O pin on Port A. There are 3 user programmable global product terms output from the GPLD's AND ARRAY which are shared by all the macrocells in Port A:

	PA.OE
	Enable or tri-state Port A output pins
	PA.PR Preset D flip flop in the macrocells
	PA.RE Reset/Clear D flip flop in the macrocells
flo	o other inputs, CLKIN and MACRO-RST, are used as clock and clear inputs to the D flip p. The CLKIN comes directly from the CLKIN input pin. The MACRO-RST is the same as Reset input pin except it is user configurable.
GF	e circuit of a PA Macrocell is shown in Figure 14. There are 6 product terms from the PLD's AND ARRAY as inputs to the macrocell. Users can select the polarity of the tput, and configure the macrocell to operate as:
	Registered Output Select output from D flip flop
	Combinatorial Output Select output from OR gate
	GPLD Input Use Port A pin as dedicated input
	GPLD Output Use Port A pin as dedicated output
	GPLD I/O Use Port A pin as bidirectional pin
	Macrocell Feedback Register feedback for state machine implementations or expander feedback from the combinatorial output, to expand the number of product terms available to another macrocell.

The two global product terms assigned for asynchronous clear (PA.RE) and preset (PA.PR) are mainly for proper PA Macrocell initialization. The macrocell flip-flop can also be cleared during reset by MACRO-RST, if such an option is chosen. The clock source is always the input clock CLKIN.

In case of "Buried Feedback", where the output of the macrocell is not connected to a Port A pin, Port A can be configured to perform other user defined I/O functions.



Figure 12. GPLD Macrocell Input/Output Port

Por M LATCH ONLY ON PORT A LATCH INPUT Ø CONTROL MUX VO PORT CELL ADDRESS A[0-7] OR A[8-15] GPLD OUTPUT OUTPUT DIRECTION REGISTER R Q INTERNAL ADDRESS/DATA/CONTROL BUS Ø PDR 11 ۵ G ALE WR MACROCELL OUTPUT PORT INPUT COMB./REG. SELECT ΝČ Š Ø PR 중리 GPLD MACROCELL CLK SELECT Ň POLARITY SELECT PT OUTPUT ENABLE (OE) PT CLEAR PT CLOCK PT RESET MACRO\_RST GLOBAL CLOCK AND ARRAY PT ZPLD INPUT BUS

Figure 13. PA Macrocell Block Diagram





Figure 14. PSD4XXA2 PA Macrocell



#### Port B Macrocell Structure

Figure 15 shows the PB Macrocell block, which consists of 8 identical macrocells. Each macrocell output can be connected to its own I/O pin on Port B. The two inputs, CLKIN and MACRO-RST, are used as clock and clear inputs to all the macrocells. The CLKIN comes directly from the CLKIN input pin. The MACRO-RST is the same as the Reset input pin except it is user configurable.

The circuit of a PB Macrocell is shown in Figure 16. There are 10 product terms from the GPLD's AND ARRAY as inputs to the macrocell. Users can select the polarity of the output, and configure the macrocell to operate as:

Registered Output Select output from D flip flop.
Combinatorial Output Select output from OR gate.
GPLD Input Use Port B pin as dedicated input.
GPLD Output Use Port B pin as dedicated output.
GPLD I/O Use Port B pin as bidirectional pin.
Macrocell Feedback Register feedback for state machine implementations or expander feedback from the combinatorial output, to possibly expand the number of product terms available to another macrocell.
In case of "Buried Feedback", where the output of the macrocell is not connected to a Port B pin, Port B can be configured to perform other user defined I/O functions.
ch D flip flop in the macrocells has its own dedicated asynchronous clear, preset and ick input. The signals are defined as follow:
PRESET Active only if defined by a product term (PBx.PR)
CLEAR Two selectable inputs: Reset input or user defined product term (PBx .RE)
CLK  Two selectable inputs — CLKIN input or user defined product term (PBx.CLK).  The macrocell is operated in Synchronous Mode if the clock input is  CLKIN, and is in Asynchronous Mode if the clock is a product-term clock defined by the user



Figure 15. PSD4XXA2 PB Macrocell Block Diagram





Figure 16. PSD4XXA2 PB Macrocell



#### Port E Macrocell Structure

Figure 17 shows the PE Macrocell block, which consists of 8 identical macrocells. Each macrocell output can be connected to its own I/O pin on Port E. There are 3 user programmable global product terms output from the GPLD's AND ARRAY which are shared by all the macrocells in Port E:

<b>PE.OE</b> Enable or tri-state Port PE output pins
<b>PE.PR</b> Preset D flip flop in the macrocells
<b>PE.RE</b> Reset/Clear D flip flop in the macrocells

Two other inputs, CLKIN and MACRO-RST, are used as clock and clear inputs to the D flip flop. The CLKIN comes directly from the CLKIN input pin. The MACRO-RST is the same as the Reset input pin except it is user configurable.

The circuit of a PE Macrocell is shown in Figure 18. There is only one product term from the GPLD's AND ARRAY as input to the macrocell. Users can select the polarity of the output and configure the macrocell to operate as:

Registered Output Select output from D flip flop
Combinatorial Output Select output from OR gate
<b>GPLD Input</b> Use Port E pin as dedicated input
<b>GPLD Output</b> Use Port E pin as dedicated output
GPLD I/O

Use Port E pin as bidirectional pin

## ☐ Macrocell Feedback

Register feedback for state machine implementations or expander feedback from the combinatorial output, to possibly expand the number of product terms available to another macrocell.

In case of "Buried Feedback", where the output of the macrocell is not connected to Port E pin, Port E can be configured to perform other user defined I/O functions. If pins PE0 and PE1 are used as bus control signal inputs (ALE, PSEN/BHE), the corresponding macrocells' feedbacks are disabled. The bus control signals are connected to the ZPLD Input Bus.

The two global product terms assigned for asynchronous clear (PE.RE) and preset (PE.PR) are for proper PE Macrocell initialization.

The macrocell flip-flop can also be cleared during reset by MACRO-RST as an option. The clock source is always the input clock CLKIN.



#### The ZPLD Power Management

The ZPLD implements a Zero Power Mode, which provides considerable power savings for low to medium frequency operations. To enable this feature, the ZPLD Turbo bit in the Power Management Mode Register 0 (PMMR0) has to be turned off.

If none of the inputs to the ZPLD are switching for a time period of 70ns, the ZPLD puts itself into Zero Power Mode and the current consumption is minimal. The ZPLD will resume normal operation as soon as one or more of the inputs change state.

Two other features of the ZPLD provide additional power savings:

#### 1. Clock Disable:

Users can disable the clock input to the ZPLD and/or macrocells, thereby reducing AC power consumption.

#### 2. Product Term Disable:

Unused product terms in the ZPLD are disabled by the PSDsoft Software automatically for further power savings.

The ZPLD power configuration is described in the Power Management Unit section.



Figure 17. PE Macrocell Block Diagram





Figure 18. PE Macrocell



#### Bus Interface

The Bus Interface is very flexible and can be configured to interface to most microcontrollers with no glue logic. Table 5 lists some of the bus types to which the Bus Interface is able to interface.

Table 5. Typical Microcontroller Bus Types

Multiplexed	Data Bus Width	Bus Control Signals	Microcontroller	
Mux	8	WR, RD, PSEN, A0	8031	
Mux/ Non-mux	8/16	R/W, E, BHE, A0	6811	
Mux	8/16	WR, RD, BHE, A0	80196/80186	
Mux	16	WRL, RD, WRH, A0	80196SP	
Non-mux	16	R/W, LDS, UDS	68302	
Non-mux	8/16	R/W, DS, SIZ0, A0	68340	
Non-mux	16	R/W, DS, BHE, BLE	68330	

#### **Bus Interface Configuration**

The Bus Interface Logic is user configurable. The type of bus interface is specified by the user in the PSDsoft software (PSD configuration). The bus control input pins have multi-function capabilities. By choosing the right configuration, the PSD4XX is able to interface to most microcontrollers, including the ones listed in Table 5. In Table 6, the names of the bus control input signal pins and their multiple functions are shown. For example, Pin PEO can be configured by the PSD configuration software to perform any one of the five functions. Examples on the interface between the PSD4XX and some typical microcontrollers are shown in following sections.

Table 6. Alternate Pin Functions

Pin Name	Pin Function 1	Pin Function 2	Pin Function 3	Pin Function 4	Pin Function 5
RD	RD	E	DS	LDS	
WR	WR	R/W	WRL		
PE0	BHE	PSEN	WRH	ŪDS	SIZ0
PE1	ALE				
AD0	A0	BLE			

#### PSD4XX Interface To a Multiplexed Bus

Figure 19 shows a typical connection to a microcontroller with a multiplexed bus. The ADIO port of the PSD4XX is connected directly to the microcontroller address/data bus (AD0-AD15 for 16 bit bus). The ALE input signal latches the address lines internally. In a read bus cycle, data is driven out through the ADIO Port transceivers after the specified access time. The internal ADIO Port connection for a 16 bit multiplexed bus is shown in Figure 20. The ADIO Port is in tri-state mode if none of the PSD4XX internal devices are selected.



## PSD4XX Interface To Non-Multiplexed Bus

Figure 21 shows a PSD4XX interfacing to a microcontroller with a non-multiplexed address/data bus. The address bus is connected to the ADIO Port, and the data bus is connected to Port C and/or Port D, depending on the bus width. There is no need for the ADIO Port to latch the address internally, but the user is offered the option to do so in the PSD4XX PSDsoft Software. The data Ports are in tri-state mode when the PSD4XX is not accessed by the microcontroller.

## Data Byte Enable

Microcontrollers have different data byte orientations with regard to the data bus. The following tables show how the PSD4XX handles the byte enable under different bus configurations. Even byte refers to locations with address A0 equal to "0", and odd byte as locations with A0 equal to "1".

Table 7. 8-Bit Data Bus

BHE	A0	D7 – D0
Х	0	Even Byte
X	1	Odd Byte

Table 8. 16-Bit Data Bus With BHE

BHE	A0	D15 – D8	D7 – D0
0	0	Odd byte	Even byte
0	1	Odd byte	-
1	0	-	Even byte

Table 9. 16-Bit Data Bus With  $\overline{WRH}$  and  $\overline{WRL}$ 

WRH	WRL	D15 – D8	D7 – D0
0	0	Odd byte	Even byte
0	1	Odd byte	_
1	0	-	Even byte

Table 10. 16-Bit Data Bus With SIZO, AO

SIZ0	AO	D15 – D8	D7 – D0
0	0	Even byte	Odd byte
1	0	Even byte	-
1	1	_	Odd byte

Table 11. 16-Bit Data Bus With UDS, LDS

<u>LDS</u>	<u>UDS</u>	D15 – D8	D7 – D0
0	0	Even byte	Odd byte
1	0	Even byte	-
0	1	-	Odd byte



Figure 19. Multiplexed Bus, 8 or 16-Bit Data Bus




Figure 20. ADIO Port, 16-Bit Multiplexed Bus Interface





Figure 21. Non-Multiplexed, 8 or 16-Bit Data



## **Optional Features**

The PSD4XX provides two optional features to add flexibility to the Bus Interface:

#### 1. Address In

Port A can be configured as high order address (A16-A23) inputs to the ZPLD for EPROM or other decoding. Inputs are latched by ALE/AS if Multiplexed Bus is selected. Other Ports can be configured as address input ports for the ZPLD. These inputs should not be used for EPROM decoding and are not latched internally.

#### 2. Address Out

For multiplexed bus only. Latched address lines A0-A15 are available on Port A, B, C or D.

Details on the optional features are described in the I/O Port section.

## Bus Interface Examples

The next four figures show the PSD4XX interfacing with some popular microcontrollers. The examples show only the basic bus connections; some of the pin names on the PSD4XX parts change to reflect the actual pin functions.

Figure 22 shows the interface to the 80C31. The 80C31 has a 16 bit address <u>bus</u> and <u>an</u> 8-bit data bus. The lower address byte is multiplexed with the data <u>bus</u>. The RD and WR signals are used for accessing the data memory (SRAM) and the <u>PSEN</u> signal is for reading program memory (EPROM). The ALE signal is active high and is used to latch the address internally. Port C provides latched address outputs A[7:0]. Ports A, B, D, and E (PE2-PE7) can be configured to perform other functions. The RSTOUT reset to the 80C31 is generated by the ZPLD from the RESET input. This configuration eliminates any reset race condition between the 80C31 and the PSD4XX.

Figure 23 shows the 68HC11 interface, which is similar to the 80C31 except the PSD4XX generates internal RD and WR from the 68HC11's E and R/W signals.

In Figure 24, the Intel 80C196 microcontroller is interfaced to the PSD4XX. The 80C196 has a multiplexed 16-bit address and data bus. The BHE signal is used for data byte selection. Ports C and D are used as output ports for latched address A[15:0]. Pins PE6 and PE7 can be programmed as ZPLD outputs to provide the READY and BUSWIDTH control signals to the 80C196.

Figure 25 shows Motorola's MC68331 interfacing to the PSD4XX. The MC68331 has a 16-bit data bus and a 24-bit address bus. D15 – D8 from the MC68331 are connected to Port D. and D7 – D0 are connected to Port C.



# Bus Interface

Figure 22. Interfacing PSD4XX With 80C31

(Cont.)





Figure 23. Interfacing PSD4XX With 68HC11

(Cont.)



# Bus Interface

Figure 24. Interfacing PSD4XX With 80C196

(Cont.)





Figure 25. Interfacing PSD4XX With Motorola 68331



#### I/O Ports

There are 5 programmable 8-bit I/O ports: Port A, Port B, Port C, Port D and Port E. These ports all have multiple operating modes, depending on the configuration. Some of the basic functions are providing input/output for the ZPLD, or can be used for standard I/O. Each port pin is individually configurable, thus enabling a single 8-bit port to perform multiple functions. The I/O ports occupy 256 bytes of memory space as defined by "CSIOP". Refer to the System Configuration section for I/O register address offset.

To set up the port configuration the user is required to:

- 1. Define I/O Port Chip Select (CSIOP) in the ABEL file.
- 2. Initialize certain port configuration registers in the user's program and/or
- 3. Specify the configuration in the PSD4XX PSDsoft Software.
- 4. Unused input pins should be tied to  $V_{CC}$  or GND.

The following is a description of the operating modes of the I/O ports. The functions of the port registers are described in later sections.

#### Standard MCU I/O

The Standard MCU I/O Mode provides additional I/O capability to the microcontroller. In this mode, the ports can perform standard I/O functions such as sensing or controlling various external I/O devices. Operation options of this mode are as follows:

#### ☐ Configuration

- 1. Declare pins or signals which are used as I/O in the ABEL file.
- 2. Set the bit or bits in the Control Register to "1".

#### 3. As Output Port

- Write output data to Data Out Register
- Set Direction Register to output mode

#### 4. As Input Port

- Set Direction Register to input mode
- Read input from Data In Register

The port remains an output or input port as long as the Direction Register is not changed.

#### PLD I/O

The PLD I/O mode enables the port to be configured as an input to the ZPLD, or as an output from the GPLD macrocell. The output can be tri-stated with a control signal defined by a product term from the ZPLD. This mode is configured by the user in the PSD4XX PSDsoft Software, and is enabled upon power up. For a detailed description, see the section on the ZPLD.

#### ☐ Configuration

- 1. Declare pins or signals in the ABEL file (PSDsoft).
- 2. Write logic equations in the ABEL file.
- 3. PSD Compiler maps the PLD functions to the PSD.



#### Address Out

For microcontrollers with a multiplexed address/data bus, the I/O ports in Address-Out mode are able to provide latched address outputs (A0 - A15) to external devices. This mode of operation requires the user to:

#### Configuration

- 1. Declare the pins used as address line outputs in the ABEL file (PSDsoft).
- 2. Write "0" to the corresponding bit in the Control Register associated with each I/O port.
- 3. Set the Direction Register to Output Mode.

#### Address In

There are two Address In modes:

- For Port A as other address line (A2-A7 and A16-A23) inputs to the DPLD. Additional address inputs included in the EPROM decoding must come from Port A. The address inputs are latched internally by ALE/AS if Multiplexed Bus is specified in PSDsoft.
- 2. For Ports C and D as address inputs to the ZPLD for general decoding, should not be used in EPROM decoding.

### ☐ Configuration

- 1. Declare pins or signals used as Address In in the ABEL file (PSDsoft).
- 2. Write latch equations in the .ABL file, e.g., A16.LE = ALE.
- 3. Include latched address in logic equations.

#### Data Port

In this mode, the port is acting as a data bus port for a microcontroller which has a non-multiplexed address/data bus. The Data Port is connected to the data bus of the microcontroller and the ADIO port is connected to the address bus.

### ☐ Configuration

Select the non-multiplexed bus option in PSD configuration (PSDsoft).

#### Alternate Function In

This mode is per-pin configurable and enables the user to define pin PE7 of Port E as Automatic Power Down (APD) CLK input.

#### Configuration

- 1. Select input functions in PSD configuration.
- 2. PSD Compiler assigns pins for the selected options.



## Peripheral I/0

This mode enables the microcontroller to read or write to a peripheral though Port A. When there is no read/write operation, Port A is tri-stated. One of the applications of Peripheral I/O is in a DMA based design.

## ☐ Configuration

- 1. Declare the pins used as pheripheral I/O in the ABEL file.
- 2. Write logic equations for PSEL0 and PSEL1.
- 3. Write a "1" to the PIO bit in the VM Register to activate the Peripheral I/O operation. See the section on Peripheral I/O for a detailed description.

# Open Drain Outputs

This mode enables the user to configure Ports C and D pins as open drain outputs. CMOS output is the default configuration. Writing "1" to the corresponding bit in the Open Drain Register changes the pin to open drain output.

# Table 12. Operating Modes of the I/O Ports

Table 12 summarizes the operating modes of the I/O ports. Not all the functions are available to every port.

Port Mode	Port A	Port B	Port C	Port D	Port E
Standard MCU I/O	Yes	Yes	Yes	Yes	Yes
PLD I/O	Yes	Yes	Input Only*	Input Only*	Yes*
Address Out	Yes	Yes	Yes	Yes	Yes
Address In	Yes	Yes**	Yes**	Yes**	
Data Port			Yes	Yes	
Alternate Function In					Yes
Peripheral I/O	Yes				
Open Drain			Yes	Yes	

<sup>\*</sup> PSD4XXA2 Only.



<sup>\*\*</sup> For external decoding. Cannot be latched by ALE

## Port Registers

There are two sets of registers per I/O port: the Port Configuration Registers (PCR) which consist of four 8-bit registers; and the Port Data Registers (PDR) which include three 8-bit registers. The PCR is used for setting up the port configuration, while the PDR enables the microcontroller to write or read port data or status bits. Tables 13 and 14 show the names and the registers and the ports to which they belong.

All the registers in the PCR and PDR are 8-bits wide and each bit is associated with a pin in the I/O port. In Table 15, the LSB of the Data In Register of Port A is connected to pin PA0, and the MSB is connected to PA7. This pin configuration also applies to other registers and ports. For example, in the Direction Register of Port A, writing a hex value of 07 to the register configures pins PA0 – PA2 as output pins, while PA3 – PA7 remain as input pins.

Registers can be accessed by the microcontroller during normal read/write bus cycles. The I/O address offset of the registers are listed in the System Configuration section.

Table 13. Port Configuration Registers (PCR)

Register Name	Port	Write/Read
Control Register	A,B,C,D,E	Write/Read
Direction Register	A,B,C,D,E	Write/Read
Open Drain Register	C,D	Write/Read
PLD – I/O Register	A,B,E	Read

# Table 14. Port Data Registers (PDR)

Register Name	Port	Read/Write
Data In Register	A,B,C,D,E	Read
Data Out Register	A,B,C,D,E	Write/Read
Macrocell Out Register	A,B,E	Read

Table 15. Data In Register – Port A

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PA7 Pin	PA6 Pin	PA5 Pin	PA4 Pin	PA3 Pin	PA2 Pin	PA1 Pin	PA0 Pin

# Direction Register - Port A

(Example: Pins PA0 – PA2 as Output, PA3 – PA7 as Input)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PA7 Pin	PA6 Pin	PA5 Pin	PA4 Pin	PA3 Pin	PA2 Pin	PA1 Pin	PA0 Pin
= 0	= 0	= 0	= 0	= 0	= 1	= 1	= 1

## **Control Register**

This register is used in both Standard MCU I/O Mode and Address Out modes. For setting a Standard MCU I/O Mode, a "1" must be written to the corresponding bit in the register. Writing a "0" to the register is required for the Address Out mode. The register has a default value of "0" after reset.

## **Direction Register**

This register is used to control the direction of data flow in the I/O Ports. Writing a "1" to the corresponding bit in the register configures the port to be an output port, and a "0" forces the port to be an input port. The I/O configuration of the port pins can be determined by reading the Direction Register. After reset, the pins are in input mode.

#### Open Drain

This register determines whether the output pin driver of Ports C or D is a CMOS driver or an Open Drain driver. Writing a "0" to the register selects a CMOS driver, while a "1" selects an Open Drain driver.

## PLD - I/O Register

This is a read only status register. Reading a "1" indicates the corresponding pin is configured as a PLD pin. A "0" indicates the pin is an I/O pin.

## Data In Register

This register is used in the Standard MCU I/O Mode configuration to read the input pins.

## Data Out Register

This register holds the output data in the Standard MCU I/O Mode. The contents of the register can also be read.

## Macrocell Out Register

This register enables the user to read the outputs of the GPLD macrocell (PA, PB, and PE macrocells).

## I/O Register Address Offset

The I/O Register can be accessed by the microcontroller during normal read/write bus cycles. The address of a register is defined as:

CSIOP + register address offset

The CSIOP is the base address that is defined in the ABEL file and occupies a 256 byte space. The register address offset lies within this 256 byte space. Tables 16 and 16a are the address offset of the registers.



Table 16. Register Address Offset

	Address Offset						
Register Name	Port A	Port B	Port C	Port D	Port E		
Data In	00	01	10	11	20		
Control	02	03	12	13	22		
Data Out	04	05	14	15	24		
Direction	06	07	16	17	26		
Open Drain			18	19			
PLD – I/O	0A	0B			2A		
Macrocell Out	0C	0D			2C (PSD4XXA2)		

# Table 16a. Register Address Offset

(For 16-bit Motorola Microcontrollers in 16-bit mode. Use Table 16 if 8-bit mode is selected.)

	Address Offset						
Register Name	Port A	Port B	Port C	Port D	Port E		
Data In	01	00	11	10	21		
Control	03	02	13	12	23		
Data Out	05	04	15	14	25		
Direction	07	06	17	16	27		
Open Drain			19	18			
PLD – I/O	0B	0A			2B		
Macrocell Out	0D	0C			2D (PSD4XXA2)		

I/O Ports (Cont.)	Port A – Functionality and Structure  Port A is the most flexible of all the I/O ports. It can be configured to perform one or more of the following functions:
	☐ Standard MCU I/O Mode ☐ PLD I/O
	<ul> <li>□ Address Out – latched address lines A[0-7] are assigned to pins PA[0-7].</li> <li>□ Address In – input port for other address lines, inputs can be latched by ALE.</li> <li>□ Peripheral I/O</li> </ul>
	Figure 26 shows the structure of a Port A pin. If the pin is configured as an output port, the multiplexer selects one of its three inputs as output. If the pin is configured as an input, the input connects to:
	1. Data In Register as input in Standard MCU I/O Mode
	or 2. PA Macrocell as PLD input or
	3. PA Macrocell through a latch latched by ALE, as Address In input.
	Port B – Functionality and Structure
	Port B is similar to Port A in structure. It can be configured to perform one or more of the following functions:
	☐ Standard MCU I/O Mode ☐ PLD I/O
	□ Address Out − address lines A[0-7] for 8-bit multiplexed bus or address lines A[8-15] for 16-bit multiplexed bus are assigned to pins PB[0-7].
	Figure 27 shows the structure of a Port B pin. If the pin is configured as an output port, the multiplexer selects one of its three inputs as output. If the pin is configured as input, the input connects to:
	☐ Data In Register as input in Standard MCU I/O Mode

☐ PB Macrocell as PLD input



Figure 26. Port A Pin Structure





Figure 27. Port B Pin Structure



Por	rt C and Port D - Functionality and Structure ts C and D are identical in function and structure and each can be configured to perform or more of the following operating modes:
	Standard MCU I/O Mode
	PLD Input – direct input to ZPLD (PSD4XXA2 Only)
	Address Out – latched address outputs  – Port C: A[0-7] are assigned to pins PC[0-7]
	<ul> <li>Port D: A[0-7] for 8-bit multiplexed bus or A[8-15] for 16-bit multiplexed bus are assigned to pins PD0-7]</li> </ul>
	Data Port
	<ul><li>Port C: D[0-7] for 8-bit non-multiplexed bus</li></ul>
	<ul><li>Port D: D[8-15] for 16-bit non-multiplexed bus</li></ul>
	Open Drain – select CMOS or Open Drain driver
por	ures 28 and 29 show the structure of a Port C or D pin. If the pin is configured as output t, the multiplexer selects one of the two inputs as output. If the pin is configured as input, input connects to :
☐ or	Data In Register as input in the Standard MCU I/O Mode
	ZPLD input (PSD4XXA2 Only)
	rt E - Functionality and Structure t E can be configured to perform one or more of the following functions:
	Standard MCU I/O Mode
	PLD I/O (PSD4XXA2 Only)
	Address Out – latched address lines A[0-7] are assigned to pins PE[0-7]
	Alternate Function In – in this mode, the inputs to Port E pins are:
	– <b>PE0</b> BHE or PSEN or WRH or UDS or SIZ0
	– <b>PE1</b> – ALE
	<ul> <li>PE7</li> <li>APD CLK :clock input for Automatic Power Down Counter</li> </ul>
sou	ure 30 shows the structure of a Port E pin. The Control Logic block selects one of four crees through the multiplexer for pin output. If the pin is configured as input, the input es to:
	Data In Register as input in Standard MCU I/O Mode








Figure 28. Port C Pin Structure




Figure 29. Port D Pin Structure





Figure 30. Port E Pin Structure



# Memory Block

The PSD4XX provides EPROM memory for code storage and SRAM memory for scratch pad usage. Chip selects for the memory blocks come from the DPLD decoding logic and are defined by the user in the PSDsoft Software. Figure 31 shows the organization of the Memory Block.

#### **EPROM**

The PSD4XX provides three EPROM densities: 256K bit, 512K bit or 1M bit. The EPROM is divided into four 8K, 16K or 32K byte blocks. Each block has its own chip select signals (ES0 – ES3). The EPROM can be configured as 32K x 8, 64K x 8 or 128K x 8 for microcontrollers with an 8-bit data bus. For 16-bit data buses, the EPROM is configured as 16K x 16, 32K x 16 or 64K x 16.

#### **SRAM**

The SRAM has 16K bits of memory, organized as 2K x 8 or 1K x 16. The SRAM is enabled by chip select signal RS0 from the DPLD. The SRAM has a battery back-up (STBY) mode. This back-up mode is invoked when the  $V_{CC}$  voltage drops under the Vstdby voltage by approximately 0.7 V. The Vstdby voltage is connected only to the SRAM and cannot be lower than 2.7 volts.

#### Memory Select Map

The EPROM and SRAM chip select equations are defined in the ABEL file in terms of address and other DPLD inputs. The memory space for the EPROM chip select (ES0 – ES3) should not be larger than the EPROM block (8KB, 16KB, or 32KB) it is selecting.

Th	e following rules govern how the internal PSD4XX memory selects/space are defined:
	The EPROM blocks address space cannot overlap
	SRAM, internal I/O and Peripheral I/O space cannot overlap
	SRAM, internal I/O and Peripheral I/O space can overlap EPROM space, with priority given to SRAM or I/O. The portion of EPROM which is overlapped cannot be accessed.

The Peripheral I/O space refers to memory space occupied by peripherals when Port A is configured in the Peripheral I/O Mode.



# Memory Block (Cont.)

## Memory Select Map For 8031 Application

The 8031 family of microcontrollers has separate code memory space and data memory space. This feature requires a different Memory Select Map. Two modes of operation are provided for 8031 applications. The selection of the modes is specified in the PSD4XX PSDsoft Software (PSDconfiguration):

#### ☐ Separate Space Mode

In this mode, the PSEN signal is used to access code from EPROM, and the RD signal is used to access data from SRAM. The code memory space is separated from the data memory space.

### ☐ Combined Space Mode

In this mode, the EPROM can be accessed by PSEN or RD. The EPROM is used for code and data storage. The memory block's address space cannot overlap.

If data and code memory blocks must overlap each other, the  $\overline{\text{RD}}$  signal can be included as an additional address input in generating the EPROM chip select signals (ES0 – ES3). In this case the EPROM access time is from the  $\overline{\text{RD}}$  valid to data valid. Figures 32a and 32b show the memory configuration in the two modes.

In some applications it is desirable to execute program codes in SRAM. The PSD4XX provides this option by enabling PSEN to access SRAM. To activate this option, the SRCODE bit of the VM Register must be set to "1" (see Table 17). SRAM space can overlap EPROM space and has priority when PSEN is used.

Table 17. VM Register


Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
*	*	*	*	*	*	SRCODE	PIO
						1 = ON	1 = ON

<sup>\* =</sup> Reserved for future use, bits set to zero.



Memory Block (Cont.)

Figure 31. Memory Block Diagram (128KB EPROM)



Memory Block (Cont.)

Figure 32a. 8031 Memory Modes





Figure 32b. 8031 Memory Modes



# Peripheral 1/0

The Peripheral I/O Mode is one of the operating modes of Port A. In this mode, Port A is connected to the data bus of peripheral devices. Port A is enabled only when the microcontroller is accessing the devices, otherwise the Port is tri-stated. This feature enables the microcontroller to access external devices without requiring buffers and decoders. Figure 33 shows the structure of Port A in the Peripheral I/O Mode.

The memory address space occupied by the devices are defined by two signals: PSEL0 and PSEL1. The signals are direct outputs from the Decoding PLD (DPLD). Whenever any of the signals is active, the Port A driver is enabled, and the direction of the data flow is determined by the RD/WR signals.

The Peripheral I/O Mode and the peripheral select signals are configured and defined in the PSDsoft Software (see the section on I/O Port for configuration). The PIO bit in the VM Register (see Table 17) also needs to be set to "1" by the user to initialize the Peripheral I/O Mode.

The Peripheral I/O mode can be used, for example, in DMA applications where the microcontroller does not support DMA operations, such as tri-stating the address/data bus. Figure 34 shows a block diagram of a microcontroller and PSD4XX based design that makes use of this mode. In this application, the microcontroller has a multiplexed bus which is connected to the ADIO port. The C and D ports connect to the peripheral address bus and are both configured in Address Out Mode. Port A is configured in the Peripheral I/O mode and is connected to the peripheral data bus. Ports B and E are used to generate control signals.

During normal activity, the microcontroller has access to any peripheral (memory or I/O device) through the PSD4XX device. When there is a DMA request, the microcontroller tri-states the address bus on Ports C and D by writing a "0" to the port Direction Registers. The DMA controller then takes over the data and address buses after receiving acknowledgement from the microcontroller.





Figure 33. Port A In Peripheral I/O Mode

# Peripheral I/0

Figure 34. PSD4XX Peripheral I/O Configuration




# Page Register

The Page Register is 4 bits wide and consists of four D flip flops. The outputs of the Register (PGR0 – PGR3) are connected to the input bus of the ZPLD. By including the four outputs as inputs to the DPLD, the addressing capability of the microcontroller is increased by a factor of 16.

Figure 35 shows the Page Register block diagram. Inputs to the four flip flops are connected to data bus D0-D3. The output of the Register can be read by the microcontroller. The Register can operate as an independent register to the microcontroller if page mode is not implemented.

Figure 35. Page Register



# Security Protection

The PSD4XX has a programmable security bit which offers protection from unauthorized duplication. When the security bit is set, the contents of the EPROM, the PSD4XX non-volatile configuration bits and ZPLD data cannot be read by EPROM programmers.

The security bit is set through the PSDsoft Software and is embedded in the compiled output file. The security bit is UV erasable and a secured part can be erased and then re-programmed.

# Power Management Unit

The PSD4XX provides many power saving options. By configuring the PMMRs (Power Management Mode Registers), the user can reduce power consumption. Table 18 shows the bit configuration of the PMMR0 and PMMR1. The microcontroller is able to control the power consumption by changing the PMMR bits at run time.

## Standby Mode

There are two Standby Modes in the PSD4XX:

☐ Power Down Mode
☐ Sleep Mode

#### Power Down Mode

In this mode, the internal devices are shut down except for the I/O ports and the ZPLD. There are three ways the PSD4XX can enter into the Power Down Mode: by controlling the CSI input, by activating the Automatic Power Down (APD) Logic, the Counter/Timers, the Interrupt Controller and the ZPLD, or when none of the inputs are changing and the Turbo bit is off.

#### ☐ The CSI

The CSI input pin is an active low signal. When low, the signal selects and enables the PSD4XX. The PSD4XX enters into Power Down Mode immediately when the signal turns high. This signal can be controlled by the microcontrollers, external logic or it can be grounded. The CSI input turns off the internal bus buffers in Standby Mode. The address and control signals from the microcontroller are blocked from entering the ZPLD as inputs.

#### ☐ The APD Logic

The APD unit enables the user to enter a power down mode independent of controlling the CSI input. This feature eliminates the need for external logic (decoders and latches) to power down the PSD. The APD unit concept is based on tracking the activity on the ALE pin. If the APD unit is enabled and ALE is not active, the 4-bit APD counter starts counting and will overflow after 15 clocks, generating a PD (Power Down) signal powering down the PSD. If sleep mode is enabled, then PD signal will also activate the sleep mode. Immediately after ALE starts pulsing the PSD will get out of the power down or sleep mode.

The operation of APD is controlled by the PMMR (see Figure 36a). PMMR1 bit 0 selects the source of the APD counter clock. After reset the APD counter clock is connected to PE7 (APD CLK) on the PSD. In order to guarantee that the APD will not overflow there should be less than 15 APD clocks between two ALE pulses. If CLKIN frequency is adequate, then it can be connected to the APD and PE7 is used for other functions.

The next step is to select the ALE power down polarity. Usually, MCUs entering power down will freeze their ALE at logic high or low. By programming bit 1 of PMMR0 the power down polarity can be defined for the APD. If the APD detects that the ALE is in the power down polarity for 15 APD counter clocks then the PSD will enter a power down mode. To enable the APD operation, bit 2 in the PMMR0 should be set high.

### Sleep Mode

The Sleep Mode is activated if the SLEEP EN bit, the APD EN bit, and the ALE Polarity bit in the PMMR are set, and the APD Counter has overflowed after 15 clocks (see Figure 36). In Sleep Mode the PSD4XX consumes less power than the Power Down Mode, with typical  $I_{CC}$  reduced to 10  $\mu$ A.

In this mode, the ZPLD still monitors the inputs and responds to them. As soon as the ALE starts pulsing, the PSD4XX exits the Sleep Mode.

The PSD access time from Sleep Mode is specified by  $t_{LVDV1}$ . The ZPLD response time to an input transition is specified by  $t_{LVDV2}$ .



Power Management Unit (Cont.)

Figure 36. Power Management Unit





Figure 36a. Automatic Power Down Unit (APD) Flow Chart



# Power Management Unit (Cont.)

# Table 18. Power Management Mode Registers (PMMR0, PMMR1) PMMR0

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TMR CLK	ZPLD RCLK	ZPLD ACLK	ZPLD TURBO	CMISER	APD ENABLE	ALE PD Polarity	*
1 = OFF	1 = OFF	1 = OFF	1 = OFF	1 = ON	1 = ON	1 = HIGH	

**Bit 0** \* = Should be set to High (1) to operate the APD.

**Bit 1** 0 = ALE Power Down (PD) Polarity Low.

1 = ALE Power Down (PD) Polarity High.

**Bit 2** 0 = Automatic Power Down (APD) Disable.

1 = Automatic Power Down (APD) Enable.

Bit 3 0 = EPROM/SRAM CMiser is OFF.

1 = EPROM/SRAM CMiser is ON.

**Bit 4** 0 = ZPLD Turbo is ON. ZPLD is always ON.

1 = ZPLD Turbo is OFF. ZPLD will Power Down when inputs are not changing.

**Bit 5** 0 = ZPLD Clock Input into the Array from the CLKIN pin input is connected. Every Clock change will Power Up the ZPLD when Turbo bit is OFF.

1 = ZPLD Clock Input into the Array from the CLKIN pin input is disconnected.

**Bit 6** 0 = ZPLD Clock Input into the MacroCell registers from the CLKIN pin input is connected.

1 = ZPLD Clock Input into the MacroCell registers from the CLKIN pin input is disconnected.

**Bit 7** \* = In the PSD4XX should be set to High (1)

#### PMMR1

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
*	*	*	*	*	*	Sleep Mode	APD CLK
						1 = ON	1 = CLKIN

**Bit 0** 0 = Automatic Power Down Unit Clock is connected to Port E7 (PE7) alternate function input.

1 = Automatic Power Down Unit Clock is connected to the PSD Clock input (CLKIN).

**Bit 1** 0 = Sleep Mode Disabled.

1 = Sleep Mode Enabled.

**Bit 2–7** 0 = Reserved for future use, should be set to zero.

#### Table 19. APD Counter Operation

APD EN Bit	ALE Power Down Polarity	ALE Status	APD Counter
0	Х	Х	Not Counting
1	X	Pulsing	Not Counting
1	1	1	Counting (Activates Standby Mode After 15 Clocks)
1	0	0	Counting (Activates Standby Mode After 15 Clocks)



# Power Management Unit (Cont.)

### Other Power Saving Options

The PSD4XX provides additional power saving options. These options, except the SRAM Standby Mode, can be enabled/disabled by setting up the corresponding bit in the PMMR.

#### □ EPROM

The EPROM power consumption in the PSD is controlled by bit 3 in the PMMR0 – EPROM CMiser. Upon reset the CMiser bit is OFF. This will cause the EPROM to be ON at all times as long as CSI is enabled (low). The reason this mode is provided is to reduce the access time of the EPROM by 10 ns relative to the low power condition when CMiser is ON. If CSI is disabled (high) the EPROM will be deselected and will enter standby mode (OFF) overriding the state of the CMiser.

If CMiser is set (ON) then the EPROM will enter the standby mode when not selected. This condition can take place when CSI is high or when CSI is low and the EPROM is not accessed. For example, if the MCU is accessing the SRAM, the EPROM will be deselected and will be in low power mode.

An additional advantage of the CMiser is achieved when the PSD is configured in the by 8 mode (8 bit data bus). In this case an additional power savings is achieved in the EPROM (and also in the SRAM) by turning off 1/2 of the array even when the EPROM is accessed (the array is divided internally into odd and even arrays).

The power consumption for the different EPROM modes is given in the DC Characteristics table under  $I_{CC}$  (DC) EPROM Adder.

## □ SRAM Standby Mode

The SRAM has a dedicated supply voltage  $V_{STBY}$  that can be used to connect a battery. When  $V_{CC}$  becomes lower than  $V_{STBY}$  –0.6 then the PSD will automatically connect the  $V_{STBY}$  as a power source to the SRAM. The SRAM Standby Current ( $I_{STBY}$ ) is typically 0.5  $\mu$ A.

SRAM data retention voltage V<sub>DF</sub> is 2 V minimum.

#### □ Zero Power ZPLD

ZPLD power/speed is controlled by the ZPLD\_Turbo bit (bit 4) in the PMMR0. After reset the ZPLD is in Turbo mode and runs at full power and speed. By setting the bit to "1", the Turbo mode is disabled and the ZPLD is consuming Zero Power current if the inputs are not switching for an extended time of 70 ns. The propagation delay time will be increased by 10ns after the Turbo bit is set to "1" (turned off) if the inputs change at a frequency of less than 15 MHz.



Power	•
Manag	gement
<b>Unit</b> $$	
(Cont.)	

### ☐ Input Clock

The PSD4XX provides the option to turn off the clock inputs to save AC power consumption. The clock input (CLKIN) is used as a source for driving the following modules:

- ☐ ZPLD Array Clock Input
- ☐ ZPLD MacroCell Clock Flip Flop
- APD Counter Clock

During power down or if any of the modules are not being used the clock to these modules should be disabled. To reduce AC power consumption, it is especially important to disable the clock input to the ZPLD array if it is not used as part of a logic equation.

The ZPLD Array Clock can be disabled by setting PMMR0 bit 5 (ZPLD ACLK). The ZPLD MacroCell Clock Input can be disabled by setting PMMR0 bit 6 (ZPLD RCLK). The Timer Clock can be disabled by setting PMMR0 bit 7 (TMR CLK). The APD Counter Clock will be disabled automatically if Power Down or Sleep Mode is entered through the APD unit. The input buffer of the CLKIN input will be disabled if bits 5 – 7 PMMR0 are set and the APD has overflowed.

# Summary of PSD4XX Timing and Standby Current During Power Down and Sleep Modes

	PLD Propagation Delay	PLD Recovery Time To Normal Operation	Access Time	Access Recovery Time To Normal Access	Typical Standby Current Consumed
Power Down	Normal t <sub>PD</sub> (Note 1)	0	No Access	t <sub>LVDV</sub>	40 μA (Note 4)
Sleep	t <sub>LVDV2</sub> (Note 2)	t <sub>LVDV3</sub> (Note 3)	No Access	t <sub>LVDV1</sub>	5 μA (Note 5)

NOTES: 1. Power Down does not affect the operation of the ZPLD. The ZPLD operation in this mode is based only on the ZPLD\_Turbo Bit.

- 2. In Sleep Mode any input to the ZPLD will have a propagation delay of t<sub>LVDV2</sub>.
- PLD recovery time to normal operation after exiting Sleep Mode. An input to the ZPLD during the transition will have a propagation delay time of t<sub>LVDV3</sub>.
- 4. Typical current consumption assuming all clocks are disabled and ZPLD is in non-turbo mode.
- 5. Typical current consumption assuming all clocks are disabled.

Table 20. I/O Pin Status During Power Down And Sleep Mode

Port Configuration	Pin Status		
I/O Port	Unchanged		
ZPLD Output	Depend on Inputs to the ZPLD		
Address Out	Undefined		
Data Port	Tri-stated		
Peripheral I/O	Tri-stated		



# System Configuration

The CSIOP signal, which is generated by the DPLD, selects the internal I/O devices or registers. The CSIOP signal takes up 256 bytes of address space and is defined by the user in the PSDSoft Software. The following is an address offset map for the various devices relative to the CSIOP base address.

Some Motorola 16-bit microcontrollers have a different data bus/data byte orientation. This requires a different address offset for the internal PSD4XX I/O devices or registers. Tables 21a and 22a in this section are for this group of microcontrollers which include the M68HC16, M68302 and M683XX.

Table 21. Register Address Offset

Register Name	Address Offset	Register Name	Address Offset
		PAGE REGISTER	E0
		VM	C0
PMMR1	B1	PMMR0	В0

# Table 21a. Register Address Offset

(For 16-bit Motorola Microcontrollers in 16-bit mode. Use Table 21 if 8-bit mode is selected.)

Register Name	Address Offset	Register Name	Address Offset
		PAGE REGISTER	E1
		VM	C1
PMMR1	В0	PMMR0	B1

# System Configuration (Cont.)

The following table is the address map offset of the I/O port registers.

Table 22. I/O Register Address Offset

	Address Offset						
Register Name	Port A	Port B	Port C	Port D	Port E		
Data In	00	01	10	11	20		
Control	02	03	12	13	22		
Data Out	04	05	14	15	24		
Direction	06	07	16	17	26		
Open Drain			18	19			
PLD – I/O	0A	0B			2A		
Macrocell Out	0C	0D			2C (PSD4XXA2)		

# Table 22a. Register Address Offset

(For 16-bit Motorola Microcontrollers in 16-bit mode. Use Table 22 if 8-bit mode is selected.)

	Address Offset						
Register Name	Port A	Port B	Port C	Port D	Port E		
Data In	01	00	11	10	21		
Control	03	02	13	12	23		
Data Out	05	04	15	14	25		
Direction	07	06	17	16	27		
Open Drain			19	18			
PLD – I/O	0B	0A			2B		
Macrocell Out	0D	0C			2D (PSD4XXA2)		

# System Configuration (Cont.)

Table 23. Register Function

Register Name	Register Function
Data In	This Register is used to read the inputs on the port pins.
Control	A "0" sets the corresponding port pin in Address Out Mode. A "1" sets the pin in MCU I/O Mode.
Data Out	Holds the output data in the MCU I/O Mode.
Direction	This register is used to control the data flow in the I/O ports.  A "0" sets the corresponding pin as an input pin.  A "1" sets the pin as an output pin.
Open Drain	A "0" sets the corresponding pin driver as a CMOS driver. A "1" sets the pin driver as an Open Drain Driver.
PLD – I/O	A read only status register; a "1" indicates the corresponding pin is configured as a PLD pin.
Macrocell Out	This register holds the outputs of the GPLD macrocells.
Page Register	A 4-bit register that supports paging.
VM	Configures the PSD4XX SRAM to be accessed by "PSEN" as program space (8031 design).
	2. Enables the Peripheral I/O Mode of Port A.
PMMR0 PMMR1	Power management registers; enables the PSD4XX Power Down Mode and other power saving configurations.



#### System Configuration (Cont.)

#### Reset Input

The reset input to the PSD4XX (RESET) is an active low signal which resets some of the internal devices and configuration registers. The Timing Diagram in the AC/DC characterization section shows the reset signal timing requirement. The active low range has a minimum T1 duration. After the rising edge of RESET, the PSD4XX remains in reset during T2 range. (See Figure 47). The PSD4XX must be reset at power up before it can be used.

#### **ZPLD and Memory During Reset**

While the Reset Input is active, the ZPLD generates outputs as defined in the PSDabel equations. The EPROM and SRAM blocks respond to the microcontroller bus cycle during reset, but the data is not guaranteed.

#### Register Values During and After Reset

Table 24 summarizes the status of the volatile register values during and after reset. The default values of the volatile registers are "0" after reset.

#### **ZPLD Macrocell Initialization**

The D flip flops in the macrocells in the GPLD can be cleared by:

☐ A product term (.RE) defined by the user in PSDabel, or

☐ The MACRO-RST (Reset) input, enabled and defined in PSDabel.

#### Table 24. Registers Reset Values

Register Name	Device	Reset State
Control	Port A, B, C, D, E	Set to "0" (Address Out Mode)
Data Out (data or address)	Port A, B, C, D, E	Set to "0"
Direction	Port A, B, C, D, E	Set to "0" – Input Mode
Open Drain	Port C, D	Set to "0" - CMOS Outputs
Page Register	Page Logic	Set to "0"
PMMR0, PMMR1	Power Management Unit	Set to "0"
VM	Volatile Memory	Set to "0"

#### Table 25. I/O Pin Status During Reset and Standby Mode

Port Configuration	Reset	Stand-by Mode
Port I/O	Input	Unchanged
ZPLD Output	Active	Depend on Inputs to the ZPLD
Address Out	Tri-stated	Not Defined
Data Port	Tri-stated	Tri-stated
Peripheral I/O	Tri-stated	Tri-stated



### Absolute Maximum Ratings

Symbol	Parameter	Condition	Min	Max	Unit
T <sub>STG</sub>	Storage Temperature	CLDCC	<b>- 65</b>	+ 150	°C
ISIG	Storage Temperature	PLDCC	<b>- 65</b>	+ 125	°C
		Commercial	0	+ 70	°C
	Operating Temperature	Industrial	- 40	+ 85	°C
		Military	<b>- 55</b>	+ 125	ů
	Voltage on any Pin	With Respect to GND	- 0.6	+ 7	V
V <sub>PP</sub>	Programming Supply Voltage	With Respect to GND	- 0.6	+ 14	V
V <sub>CC</sub>	Supply Voltage	With Respect to GND	- 0.6	+ 7	V
	ESD Protection		>2000		V

**NOTE:** Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect device reliability.

# *Operating Range*

Range	Temperature	$V_{CC}$		<b>V</b> <sub>C</sub>	<sub>C</sub> Toleran	се	
nango	romporataro	-00	-70	-90	-12	-15	-20
Commercial	0° C to +70°C	+ 5 V	± 10%	± 10%	± 10%	± 10%	± 10%
Industrial	-40° C to +85°C	+ 5 V			± 10%	± 10%	± 10%
Military	-55° C to +125°C	+ 5 V					± 10%

Recommended Operating Conditions

Symbol	Parameter	Condition	Min	Тур	Max	Unit
$V_{CC}$	Supply Voltage	All Speeds		4.5	5	5.5 V



#### AC/DC Parameters

The following tables describe the AD/DC parameters of the PSD4XX family:

- □ DC Electrical Specification
- AC Timing Specification
  - ZPLD Timing
    - Combinatorial Delays
    - Synchronous Clock Mode
    - Asynchronous Clock Mode
  - Microcontroller Timing
    - Read Timing
    - Write Timing
    - Peripheral Mode Timing
    - Power Down and Reset Timing

Following are some issues concerning the parameters presented:

- ☐ In the DC specification the Supply Current is given for different modes of operation.

  Before calculating the total power consumption, determine the percentage of time that the PSD4XX is in each mode. Also the supply power is considerably different if the ZPLD\_TURBO bit is "OFF" and EPROM\_CMISER is "ON".
- ☐ The AC power component gives the ZPLD, EPROM, and SRAM mA/MHz specification. Figure 37 shows the ZPLD mA/MHz as a function of the number of Product Terms (PT) used.
- ☐ In the ZPLD timing parameters add the required delay when ZPLD\_TURBO is "OFF".
- ☐ In the MCU timing specification add the required time delay when EPROM\_CMISER is "ON".

Figure 37a.
ZPLD
I<sub>CC</sub>/Frequency
Consumption
(PSD4XXA1 Versions)





Figure 37b. ZPLD I<sub>CC</sub>/Frequency Consumption

(PSD4XXA2 Versions)



# DC Characteristics (5 V ± 10% Versions)

Symbol	Pai	rameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage		All Speeds	4.5	5	5.5	V
V <sub>IH</sub>	High Level Input V	oltage	4.5 V < V <sub>CC</sub> < 5.5 V	2		V <sub>CC</sub> +.5	V
V <sub>IL</sub>	Low Level Input Vo	oltage	4.5 V < V <sub>CC</sub> < 5.5 V	-0.5		0.8	V
V <sub>IH1</sub>	Reset High Level	Input Voltage	(Note 1)	.8 V <sub>CC</sub>		V <sub>CC</sub> +.5	V
V <sub>IL1</sub>	Reset Low Level I	nput Voltage	(Note 1)	5		.2 V <sub>CC</sub> 1	V
V <sub>HYS</sub>	Reset Pin Hystere	sis		0.3			V
V <sub>OL</sub>	Output Low Voltag	ie	$I_{OL} = 20 \mu A, V_{CC} = 4.5 V$		0.01	0.1	V
• OL	Output 2011 Voltag	,,	$I_{OL} = 8 \text{ mA}, V_{CC} = 4.5 \text{ V}$		0.15	0.45	V
V <sub>OH</sub>	Output High Voltag	ne	$I_{OH} = -20 \mu A, V_{CC} = 4.5 V$	4.4	4.49		V
VOH	Output Flight Voltas	90	$I_{OH} = -2 \text{ mA}, V_{CC} = 4.5 \text{ V}$	2.4	3.9		V
$V_{SBY}$	SRAM Standby Vo	oltage		2.7		V <sub>CC</sub>	V
I <sub>SBY</sub>	SRAM Standby Co	urrent	V <sub>CC</sub> = 0 V		0.5	1	μA
I <sub>IDLE</sub>	Idle Current (V <sub>STD</sub>	<sub>BY</sub> Pin)	V <sub>CC</sub> > V <sub>SBY</sub>	-0.1		0.1	μA
$V_{DF}$	SRAM Data Reter	ntion Voltage	Only on V <sub>STBY</sub>	2			V
I <sub>SB</sub>	Standby Supply	Power Down Mode	CSI >V <sub>CC</sub> 3 V (Note 2)		40	100	μA
-00	Current	Sleep Mode	CSI >V <sub>CC</sub> 3 V (Note 3)		10	20	μA
ILI	Input Leakage Cu	rrent	$V_{SS} < V_{IN} > V_{CC}$	-1	±.1	1	μA
I <sub>LO</sub>	Output Leakage C	Current	.45 < V <sub>IN</sub> > V <sub>CC</sub>	-10	±5	10	μA
			ZPLD_TURBO = OFF, f = 0 MHz (Note 4)		0		See Figure 37
		ZPLD Adder	ZPLD_TURBO = ON, f = 0 MHz		400	700	μΑ/PT
			CMiser = ON and Not Selected		0	0	mA
I <sub>CC</sub> (DC) (Note 4a)	Operating Supply Current	EPROM Adder	CMiser = ON and EPROM Selected (x8 Data Bus)		10	15	mA
(11010 44)	Supply Suffering		CMiser = ON and EPROM Selected (x16 Data Bus)		15	20	mA
			CMiser = OFF		15	20	mA
			SRAM Not Selected		0	0	mA
		SRAM Adder	CMiser = ON, SRAM Selected (x8 Data Bus)		25	40	mA
			CMiser = ON, SRAM Selected (x16 Data Bus)		30	45	mA
I <sub>CC</sub> (AC)	ZPLD	'	ZPLD_TURBO = OFF (Note 4)				
(Note 4a)			ZPLD_TURBO = ON		2		mA/MHz
·	EPROM or SRAM				2		mA/MHz

NOTES: 1. Reset input has hysteresis. V<sub>IL1</sub> is valid at or below .2V<sub>CC</sub> -.1. V<sub>IH1</sub> is valid at or above .8V<sub>CC</sub>.
2. CSI deselected or internal PD is active.
3. Sleep mode bit is set and internal PD is active.
4. See ZPLD ICC/Frequency Power Consumption graph for details.

- 4a.  $I_{OUT} = 0 \text{ mA}.$



AC/DC Parameters – ZPLD Timing Parameters

(5 V ± 10% Versions)

Combinatorial Delays (5 V ± 10% Versions)

			-70	0.	**06-	*	-12	ž	-15	2	-20	0		
Symbol	Parameter	Conditions	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Min	Мах	ZPLD_IURBO OFF*	Unit
qσļ	I/O Input or Feedback to Combinatorial Output	Port B, C, D, E		25		30		32		34		35	Add 10	ns
tRPD	Registered Input to Combinatorial Output	(Note 5)		27		32		34		36		37	Add 10	ns
teA	Input to Output Enable	Any Input		25		28		30		32		33	Add 10	ns
ter	Input to Output Disable	Any Input		25		28		30		32		33	Add 10	Su
tarp	Register Clear or Preset Delay	Any Input		27		30		32		34		35	Add 10	ns
tARPW	Register Clear or Preset Pulse Width	Any Input	20		25		78		59		30			ns
tARD	Array Delay			16		18		20		22		24		ns

NOTE: 5. Port A and latched address from ADIO (A0, A1, A8 - A15).

\*NOTE: If ZPLD\_TURBO is off and the ZPLD is operating above 15 MHz, there is no need to add 10 ns to the timing parameters.

\*\*NOTE: Revision A and previous silicon revisions are  $5V \pm 5\%$  for 90 nsec version only.



# AC/DC Parameters – ZPLD Timing Parameters

(5 V ± 10% Versions)

Synchronous Clock Mode (5 V ± 10%)

,														
			<u>'</u> -	-70	**06-	*	-12		-15		-20		Oddit didt	
Symbol	Parameter	Conditions	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Min	Мах	ZPLD_IUKBU OFF*	Unit
	Maximum Frequency External Feedback	1/(ts + tco)		30.30		27.03		25.00		25.00		23.81		MHz
fmax	Maximum Frequency Internal Feedback (fcnt)	1/(ts+tco-10)		43.48		37.04		33.33		31.25		28.57		MHz
	Maximum Frequency Pipelined Data	1/(t <sub>CH</sub> + t <sub>CL</sub> )		50.00		41.67		35.71		35.71		33.33		MHz
ts	Input Setup Time	Any Input	15		17		19		20		21		Add 10	ns
Ŧ	Input Hold Time	Any Input	0		0		0		0		0		0	ns
t <sub>CH</sub>	Clock High Time	Clock Input	10		12		14		15		16		0	ns
t <sub>CL</sub>	Clock Low Time	Clock Input	10		12		14		15		16		0	ns
tco	Clock to Output Delay	Clock Input		18		20		21		22		24	0	ns
tARD	Array Delay for Product Term Expansion	Any Macrocell		16		18		20		8		24	0	ns
tMIN	Minimum Clock Period	tcH+tcL	20		24		28		29		28		0	ns

<sup>\*</sup>NOTE: If ZPLD\_TURBO is off and the ZPLD is operating above 15 MHz, there is no need to add 10 ns to the timing parameters.

\*\*NOTE: Revision A and previous silicon revisions are 5V  $\pm$  5% for 90 nsec version only.

AC/DC Parameters – ZPLD Timing Parameters

(5 V ± 10% Versions)

Asynchronous Clock Mode (5 V  $\pm$  10%, Note 6)

,														
			-70	0.	**06-	*	-12		-15		-20		Cadilt diaz	
Symbol	Parameter	Conditions	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Min	Мах	ZPLD_1UKBU OFF*	Unit
	Maximum Frequency External Feedback	1/(t <sub>SA</sub> + t <sub>COA</sub> )		26.32		25.00		21.74		21.74		20.41		MHz
fмаха	Maximum Frequency Internal Feedback (fcnta)	1/(t <sub>SA</sub> +t <sub>COA</sub> -10) (Note 6)		35.71		33.33		27.78		27.78		25.64		MHz
	Maximum Frequency Pipelined Data	1/(t <sub>CH</sub> + t <sub>CL</sub> )		41.67		41.67		35.71		35.71		33.33		MHz
tsA	Input Setup Time	Any Input	80		80		10		12		13		Add 10	SU
tHA	Input Hold Time	Any Input	80		80		10		12		13		0	SU
tсна	Clock High Time	Any Input	12		12		14		15		16		0	SU
tcLA	Clock Low Time	Any Input	12		12		14		15		16		0	ns
tcoa	Clock to Output Delay	Any Input to Port B		30		32		36		37		38	Add 10	ns
tARD	Array Delay for Product Term Expansion	Any Macrocell		16		18		20		22		24	0	ns
tmina	Minimum Clock Period	1/fcnT	28		30		36		43		39		0	ns

NOTE: 6. Only Port B has asynchronous outputs. Clock into Macrocell Flip Flop is generated by a product term.

\*NOTE: If ZPLD\_TURBO is off and the ZPLD is operating above 15 MHz, there is no need to add 10 ns to the timing parameters.



<sup>\*\*</sup>NOTE: Revision A and previous silicon revisions are 5V  $\pm$  5% for 90 nsec version only.

# Microcontroller Interface -AC/DC **Parameters**

t - Time

A – Address C – Power Down

Example:

t<sub>AVLX</sub> Time from Address Valid to ALE Invalid.

Explanation of AC Symbols for Non ZPLD Timing.

<u>|</u>

V - Valid

X – No Longer a Valid Logic LevelZ – Float

IORD, PSEN

L - Logic Level Low or ALE
N - Reset
P - Port Signal Q – Output Ďata R – WR, UDS, LDS, D S – Chip Select **E** – E **H** – Logic Level High D- Input Data I - Interrupt

 $(5 \text{ V} \pm 10\% \text{ Versions})$ Read Timing

				l		ŀ		İ		ŀ		Ī		
		,	- 70	(	**06-	*	-12	2	-15	2	-20	)	EPROM CMiser	
Parameter		Conditions	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Min	Мах	NO.	Unit
ALE or AS Pulse Width	ų.		18		20		25		28		30		0	SU
Address Setup Time		(Note 8)	2		9		6		10		12		0	su
Address Hold Time		(Note 8)	7		8		10		1		12		0	ย
Address Valid to Data Valid	/alid	(Note 8)		20		06		120		150		200	Add 10	SU
CS Valid to Data Valid				80		100		130		150		200	Add 10	us
RD to Data Valid 8/16-Bit Bus	3it	(Note 7)		20		32		38		40		45	0	SU
RD to Data Valid 8-Bit Bus, 8031 Separate Mode	us,	(Note 7a)		32		38		40		45		20	0	SU
RD Data Hold Time		(Note 7)	0		0		0		0		0		0	ns
RD Pulse Width		(Note 7)	30		32		35		38		40		0	us
RD to Data High-Z		(Note 7)		22		25		30		33		35	0	ns
E Pulse Width			30		32		35		38		40		0	ns
R/W Setup Time to Enable	ole		8		10		15		18		20		0	ns
R/W Hold Time After Enable			0		0		0		0		0		0	SU
Address Input Valid to		In 16-Bit Data Bus Mode (Note 9)		20		30		35		38		40	0	ns
Address Output Delay		In 8-Bit Data Bus Mode (Note 9)		22		32		45		48		50	0	SU

RD timing has the same timing as PSEN, DS, LDS, UDS signals (in 8031 combined mode). RD and PSEN have the same timing for 8031 separate mode. Any input used to select an internal PSD4XX function. In multiplexed mode latched address generated from ADIO delay to address output on any Port. 7. 7a. 8. NOTES:

\*\*NOTE: Revision A and previous silicon revisions are  $5V \pm 5\%$  for 90 nsec version only.

Microcontroller Interface – AC/DC Parameters (5 V ± 10% Versions)

Write Timing  $(5 \lor \pm 10\%)$ 

			-70	0	**06-	*	-12	2	-15		-20	6	EPROM CMiser	
Symbol	Parameter	Conditions	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Min	Мах	NO	Unit
turx	ALE or AS Pulse Width		18		20		25		28		30			SU
tAVLX	Address Setup Time	(Note 8)	2		9		0		10		12			SU
tLXAX	Address Hold Time	(Note 8)	7		∞		10		1		12			SU
tAvwL	Address Valid to Leading Edge of WR	(Notes 8 and 10)	18		20		25		30		35			SU
t SLWL	$\overline{\text{CS}}$ Valid to Leading Edge of $\overline{\text{WR}}$	(Note 10)	22		25		30		35		40			SU
t DVWH	WR Data Setup Time	(Note 10)	12		15		20		22		25			SU
twнрх	WR Data Hold Time	(Note 10)	5		5		5		5		2			ns
twш	WR Pulse Width	(Note 10)	18		20		25		28		30			Su
twнах	Trailing Edge of <u>WR</u> to Address Invalid	(Note 10)	0		0		0		0		0			ns
twнру	Trailing Edge of WR to Port Output Valid	(Note 10)		25		30		35		38		40		ns
; ;	Address Input Valid to	In 16-Bit Data Bus Mode (Note 9)		20		30		35		38		40		ns
r AVPV	Address Output Delay	In 8-Bit Data Bus Mode (Note 9)		22		32		45		48		20		ns

NOTE: 10. WR timing has the same timing as E, DS, LDS, UDS, WRL, WRH signals.

\*\*NOTE: Revision A and previous silicon revisions are  $5V \pm 5\%$  for 90 nsec version only.



## Microcontroller Interface -AC/DC **Parameters** (5 V ± 10% Versions)

Port A Peripheral Data Mode Read Timing (5 V ± 10%)

			-70	0.	**06-	*	-12		-15		-20			
Symbol	Parameter	Conditions	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Min	Мах	ZPLD_TURBO OFF	Unit
t AVQV (PA)	Address Valid to Data Valid	(Note 11)		45		55		09		62		65	Add 10	SU
tsLav (PA)	CS Valid to Data Valid			22		22		09		62		65	Add 10	SU
•	RD to Data Valid	(Notes 7, 12)		22		56		88		45		20	0	ns
rRLQV (PA)	RD to Data Valid 8031 Mode			32		38		40		45		20	0	ns
t DVQV (PA)				22		22		25		56		28	0	ns
taxrh (PA)	RD Data Hold Time	(Note 7)	0		0		0		0		0		0	ns
trlrh (PA)	RD Pulse Width	(Note 7)	25		30		35		38		40		0	ns
trhaz (PA)	RD to Data High-Z	(Note 7)		20		25		30		33		35	0	ns

Port A Peripheral Data Mode Write Timing (5 V ± 10%)

			-70		**06-	*	-12	_	-15	10	-20	0		
Symbol	Parameter	Conditions	Min	Мах	Min	Min Max Min Max Min Max Min Max Min Max	Min /	Мах	Min	Мах	Min	Мах	ZPLD_IURBO OFF	Unit
twLQV (PA)	twLQV (PA) WR to Data Propagation Delay	(Note 10)		25		27		32		35		38	0	su
t DVQV (PA)	t <sub>DVQV</sub> (PA) Propagation Delay	(Note 13)		22		22		25		26		28	0	ns
twhaz (PA)	twhoz (PA) WR Invalid to Port A Tri-state	(Note 10)		20		25		30		33		35		su

> Any input used to select Port A Data Peripheral Mode.
>  Data is already stable on Port A.
>  Data stable on ADIO pins to data on Port A. NOTES:

\*\*NOTE: Revision A and previous silicon revisions are  $5V \pm 5\%$  for 90 nsec version only.



Microcontroller
Interface –
AC/DC
Parameters
(5 V ± 10% Versions)

Power Down and Reset Timing (5 V ± 10%)

	•	,												
			-7	-70	**06-	*	-12	7	-15	70	-20		טממוד מימי	
Symbol	Parameter	Conditions	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Min	Мах	ZPLD_TUKBU OFF	Unit
tLVDV	ALE Access Time from Power Down			100		120		140		150		170	Add 10	su
tLVDV1	ALE or CSI Access Time from Sleep			120		150		170		200		200	0	SU
t <sub>LVDV2</sub>	ZPLD Propagation Delay in Sleep Mode			009		009		009		009		009	0	ns
t <sub>LVDV3</sub>	ZPLD Recovery Time after Sleep Mode			250		250		250		250		250	0	ns
tcнcL	APD Clock High Time	Using PE7	10		12		14		15		16		0	ns
tссн	APD Clock Low Time	Using PE7	10		12		14		15		16		0	ns
f <sub>MAX</sub>	APD Maximum Frequency	Using PE7		35.00		30.00		25.00		22.00		20.00	0	MHz
t <sub>1</sub>	RESET Active Low Time		150		200		250		300		300		0	ns
t <sub>2</sub>	RESET High to Operational Device			150		200		250		300		300	0	ns

\*\*NOTE: Revision A and previous silicon revisions are  $5V \pm 5\%$  for 90 nsec version only.



Figure 38. Read Timing




Figure 39. Write Timing




Figure 40. Peripheral I/O Read Timing




Figure 41. Peripheral I/O Write Timing




Figure 42. Combinatorial Timing - ZPLD




Figure 43. Synchronous Clock Mode Timing – ZPLD




Figure 44.
Asynchronous
Clock Mode
Timing
(Product-Term
Clock, PB
Macrocell Only)




Figure 45. Input to Output Disable/Enable




Figure 46. Asynchronous Reset/Preset




Figure 47. Reset Timing





Figure 48. Key to Switching Waveforms



# **Pin Capacitance** $T_A = 25$ °C, f = 1 MHz

Symbol	Parameter <sup>14</sup>	Conditions	Typical <sup>15</sup>	Max	Unit
C <sub>IN</sub>	Capacitance (for input pins only)	$V_{IN} = 0 V$	4	6	pF
C <sub>OUT</sub>	Capacitance (for input/output pins)	V <sub>OUT</sub> = 0 V	8	12	pF
$C_{VPP}$	Capacitance (for WR/V <sub>PP</sub> or R/W/V <sub>PP</sub> )	$V_{PP} = 0 V$	18	25	pF

NOTES: 14. These parameters are only sampled and are not 100% tested.

15. Typical values are for  $T_A = 25$ °C and nominal supply voltages.

Figure 49. AČ Testing Input/Output Waveform





Figure 50. **AC** Testing Load Circuit



#### Erasure and **Programming**

To clear all locations of their programmed contents, expose the window packaged device to an ultra-violet light source. A dosage of 30 W second/cm<sup>2</sup> is required. This dosage can be obtained with exposure to a wavelength of 2537 Å and intensity of 12000 μW/cm² for 40 to 45 minutes. The device should be about 1 inch from the source, and all filters should be removed from the UV light source prior to erasure.

The PSD4XX and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although the erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight eventually erases the device. For maximum system reliability, these sources should be avoided. If used in such an environment, the package windows should be covered by an opaque substance.

Upon delivery from WSI, or after each erasure, the PSD4XX device has all bits in the PAD and EPROM in the "1" or high state. The configuration bits are in the "0" or low state. The code, configuration, and PAD MAP data are loaded through the procedure of programming

Information for programming the device is available directly from WSI. Please contact your local sales representative.



# PSD4XX Pin Assignments

Pin No.	68-Pin PLDCC/CLDCC Package	Pin No.	68-Pin PLDCC/CLDCC Package
1	GND	35	GND
2	ADIO_7	36	PE2
3	ADIO_6	37	PE1
4	ADIO_5	38	PE0
5	ADIO_4	39	CSI
6	ADIO_3	40	RESET
7	ADIO_2	41	RD
8	ADIO_1	42	CLKIN
9	ADIO_0	43	PB7
10	PC7	44	PB6
11	PC6	45	PB5
12	PC5	46	PB4
13	PC4	47	PB3
14	PC3	48	PB2
15	PC2	49	PB1
16	PC1	50	PB0
17	PC0	51	GND
18	VCC	52	vcc
19	GND	53	PD7
20	PA7	54	PD6
21	PA6	55	PD5
22	PA5	56	PD4
23	PA4	57	PD3
24	PA3	58	PD2
25	PA2	59	PD1
26	PA1	60	PD0
27	PA0	61	ADIO_15
28	Vstdby	62	ADIO_14
29	WR	63	ADIO_13
30	PE7	64	ADIO_12
31	PE6	65	ADIO_11
32	PE5	66	ADIO_10
33	PE4	67	ADIO_9
34	PE3	68	ADIO_8



# PSD4XX Pin Assignments

	00.5		00.5:
Pin No.	80-Pin TQFP Package	Pin No.	80-Pin TQFP Package
1	PC7	41	PB7
2	PC6	42	PB6
3	PC5	43	PB5
4	PC4	44	PB4
5	PC3	45	PB3
6	PC2	46	PB2
7	PC1	47	PB1
8	PC0	48	PB0
9	V <sub>CC</sub>	49	GND
10	V <sub>CC</sub>	59	GND
11	GND	51	V <sub>CC</sub>
12	GND	52	V <sub>CC</sub>
13	PA7	53	PD7
14	PA6	54	PD6
15	PA5	55	PD5
16	PA4	56	PD4
17	PA3	57	PD3
18	PA2	58	PD2
19	PA1	59	PD1
20	PA0	60	PD0
21	NC	61	NC
22	NC	62	ADIO_15
23	Vstdby	63	ADIO_14
24	WR	64	ADIO_13
25	PE7	65	ADIO_12
26	PE6	66	ADIO_11
27	PE5	67	ADIO_10
28	PE4	68	ADIO_9
29	PE3	69	ADIO_8
30	GND	70	GND
31	GND	71	GND
32	PE2	72	ADIO_7
33	PE1	73	ADIO_6
34	PE0	74	ADIO_5
35	CSI	75	ADIO_4
36	RESET	76	ADIO_3
37	RD	77	ADIO_2
38	CLKIN	78	ADIO_1
39	NC	79	ADIO_0
40	NC	80	NC



Figure 51.
Drawing J5 –
68-Pin
Plastic Leaded
Chip Carrier
(PLDCC)
(Package
Type J)




Figure 52.
Drawing L5 –
68-Pin
Ceramic Leaded
Chip Carrier
(CLDCC)
with Window
(Package
Type L)





Figure 53.
Drawing U2 –
80-Pin
Plastic Thin
Quad Flatpack
(TQFP)
(Package
Type U)



PSD4XX Product Ordering Information PSD4XX family devices are available in a wide range of product selections. Options and combinations include:

Architecture

Speed (Access Time)

**Memory Size** 

Configuration

**Mask Programmability** 

**Operating Temperature Range** 

**Packages** 

Please contact your local WSI Sales Representative or Distributor for the PSD4XX product selection that best fits your application and objectives.

