

CPU Supervisor with 32Kb SPI EEPROM

FEATURES

- Low Vcc Detection and Reset Assertion
 - —Five Standard Reset Threshold Voltages
 - Re-program Low Vcc Reset Threshold Voltage using special programming sequence
 - —Reset Signal Valid to Vcc=1V
- Long Battery Life With Low Power Consumption
 - —<50μA Max Standby Current, Watchdog On
 - —<1µA Max Standby Current, Watchdog Off</p>
 - —<400μA Max Active Current during Read
- 32Kbits of EEPROM
- Built-in Inadvertent Write Protection
 - —Power-Up/Power-Down Protection Circuitry
 - —Protect 0, 1/4, 1/2 or all of EEPROM Array with Block Lock™ Protection
 - —In Circuit Programmable ROM Mode
- 2MHz SPI Interface Modes (0,0 & 1,1)
- Minimize EEPROM Programming Time
 - -32 Byte Page Write Mode
 - -Self-Timed Write Cycle
 - -5ms Write Cycle Time (Typical)
- 1.8V to 3.6V, 2.7V to 5.5V and 4.5V to 5.5V Power Supply Operation
- Available Packages
 - —14-Lead TSSOP, 8-Lead SOIC


DESCRIPTION

These devices combine three popular functions, Poweron Reset Control, Supply Voltage Supervision, and Block Lock™ Protect Serial EEPROM Memory in one package. This combination lowers system cost, reduces board space requirements, and increases reliability.

Applying power to the device activates the power on reset circuit which holds RESET/RESET active for a period of time. This allows the power supply and oscillator to stabilize before the processor can execute code.

The device's low Vcc detection circuitry protects the user's system from low voltage conditions by holding $\overline{\text{RESET}}/\text{RESET}$ active when Vcc falls below a minimum Vcc trip point. $\overline{\text{RESET}}/\text{RESET}$ remains asserted until Vcc returns to proper operating level and stabilizes. Five industry standard V_{TRIP} thresholds are available, however, Xicor's unique circuits allow the thresold to be reprogrammed to meet custom requirements or to finetune the threshold in applications requiring higher precision.

BLOCK DIAGRAM




1

PIN DESCRIPTION

PIN (SOIC/PDIP)	PIN TSSOP	Name	Function		
1	1	CS	Chip Select Input. \overline{CS} HIGH, deselects the device and the SO output pin is at a high impedance state. Unless a nonvolatile write cycle is underway, the device will be in the standby power mode. \overline{CS} LOW enables the device, placing it in the active power mode. Prior to the start of any operation after power up, a HIGH to LOW transition on \overline{CS} is required.		
2	2	SO	Serial Output. SO is a push/pull serial data output pin. A read cycle shifts data out on this pin. The falling edge of the serial clock (SCK) clocks the data out.		
5	8	SI	Serial Input. SI is a serial data input pin. Input all opcodes, byte addresses, and memory data on this pin. The rising edge of the serial clock (SCK) latches the input data. Send all opcodes (Table 1), addresses and data MSB first.		
6	9	SCK	Serial Clock. The Serial Clock controls the serial bus timing for data input and output. The rising edge of SCK latches in the opcode, address, or data bits present on the SI pin. The falling edge of SCK changes the data output on the SO pin.		
3	6	WP	Write Protect. The WP pin works in conjunction with a nonvolatile WPEN bit to "lock" the setting of the Watchdog Timer control and the memory write protect bits.		
4	7	V _{SS}	Ground		
8	14	V _{CC}	Supply Voltage		
7	13	RESET/ RESET	Reset Output. RESET/RESET is an active LOW/HIGH, open drain output which goes active whenever Vcc falls below the minimum Vcc sense level. It will remain active until Vcc rises above the minimum Vcc sense level for 200ms. RESET/RESET goes active if the Watchdog Timer is enabled and CS remains either HIGH or LOW longer than the selectable Watchdog time-out period. A falling edge of CS will reset the Watchdog Timer. RESET/RESET goes active on power up at about 1V and remains active for 200ms after the power supply stabilizes.		
	3-5,10-12	NC	No internal connections		

PIN CONFIGURATION



PRINCIPLES OF OPERATION

POWER ON RESET

Application of power to the X5328/X5329 activates a Power On Reset Circuit. This circuit goes active at about 1V and pulls the $\overline{\text{RESET}}/\text{RESET}$ pin active. This signal prevents the system microprocessor from starting to operate with insufficient voltage or prior to stabilization of the oscillator. When Vcc exceeds the device V_{TRIP} value for 200ms (nominal) the circuit releases $\overline{\text{RESET}}/\text{RESET}$, allowing the processor to begin executing code.

LOW VOLTAGE MONITORING

During operation, the X5328/X5329 monitors the V_{CC} level and asserts $\overline{RESET}/RESET$ if supply voltage falls below a preset minimum V_{TRIP} The $\overline{RESET}/RESET$ signal prevents the microprocessor from operating in a power fail or brownout condition. The $\overline{RESET}/RESET$ signal remains active until the voltage drops below 1V. It also remains active until Vcc returns and exceeds V_{TRIP} for 200ms.

VCC THRESHOLD RESET PROCEDURE


The X5328/X5329 has a standard Vcc threshold (V_{TRIP}) voltage. This value will not change over normal operating and storage conditions. However, in applications where the standard V_{TRIP} is not exactly right, or for higher precision in the V_{TRIP} value, the X5328/X5329 threshold may be adjusted.

Setting the V_{TRIP} Voltage

This procedure sets the V_{TRIP} to a higher voltage value. For example, if the current V_{TRIP} is 4.4V and the new V_{TRIP} is 4.6V, this procedure directly makes the change. If the new setting is lower than the current setting, then it is necessary to reset the trip point before setting the new value.

To set the new V_{TRIP} voltage, apply the desired V_{TRIP} threshold to the Vcc pin and tie the \overline{CS} pin and the \overline{WP} pin HIGH. $\overline{RESET}/RESET$ and SO pins are left unconnected. Then apply the programming voltage Vp to both SCK and SI and pulse \overline{CS} LOW then HIGH. Remove Vp and the sequence is complete.

Figure 1. Set V_{TRIP} Voltage




Resetting the V_{TRIP} Voltage

This procedure sets the V_{TRIP} to a "native" voltage level. For example, if the current V_{TRIP} is 4.4V and the V_{TRIP} is reset, the new V_{TRIP} is something less than 1.7V. This procedure must be used to set the voltage to a lower value.

To reset the V_{TRIP} voltage, apply a voltage between 2.7 and 5.5V to the Vcc pin. Tie the $\overline{\text{CS}}$ pin, the $\overline{\text{WP}}$ pin, and the SCK pin HIGH. $\overline{\text{RESET}}/\overline{\text{RESET}}$ and SO pins are left unconnected. Then apply the programming voltage Vp to the SI pin ONLY and pulse $\overline{\text{CS}}$ LOW then HIGH. Remove Vp and the sequence is complete.


Figure 2. Reset V_{TRIP} Voltage



V_{TRIP} Programming Execute Reset V_{TRIP} Sequence Set Vcc = Vcc applied = Desired V_{TRIP} Execute Set V_{TRIP} Sequence New Vcc applied = Old Vcc applied + Error New Vcc applied = Old Vcc applied - Error Apply 5V to Vcc Execute Reset V_{TRIP} Sequence Decrement Vcc (Vcc = Vcc - 10mV) NO RESET pin goes active? YES Error ≥ Emax Measured V_{TRIP} Desired V_{TRIP} Error > Emax Error < Emax DONE Emax = Maximum Desired Error

Figure 3. V_{TRIP} Programming Sequence Flow Chart





SPI SERIAL MEMORY

The memory portion of the device is a CMOS Serial EEPROM array with Xicor's Block LockTM Protection. The array is internally organized as x 8. The device features a Serial Peripheral Interface (SPI) and software protocol allowing operation on a simple four-wire bus.

The device utilizes Xicor's proprietary Direct WriteTM cell, providing a minimum endurance of 100,000 cycles and a minimum data retention of 100 years.

The device is designed to interface directly with the synchronous Serial Peripheral Interface (SPI) of many popular microcontroller families. It contains an 8-bit instruction register that is accessed via the SI input, with data being clocked in on the rising edge of SCK. $\overline{\text{CS}}$ must be LOW during the entire operation.

All instructions (Table 1), addresses and data are transferred MSB first. Data input on the SI line is latched on the first rising edge of SCK after \overline{CS} goes LOW. Data is output on the SO line by the falling edge of SCK. SCK is static, allowing the user to stop the clock and then start it again to resume operations where left off.

Write Enable Latch

The device contains a Write Enable Latch. This latch must be SET before a Write Operation is initiated. The WREN instruction will set the latch and the WRDI instruction will reset the latch (Figure 3). This latch is automatically reset upon a power-up condition and after the completion of a valid Write Cycle.

Status Register

The RDSR instruction provides access to the Status Register. The Status Register may be read at any time, even during a Write Cycle. The Status Register is formatted as follows:

7	6	5	4	3	2	1	0
WPEN	FLB	0	0	BL1	BL0	WEL	WIP

The Write-In-Progress (WIP) bit is a volatile, read only bit and indicates whether the device is busy with an internal nonvolatile write operation. The WIP bit is read using the RDSR instruction. When set to a "1", a nonvolatile write operation is in progress. When set to a "0", no write is in progress.

Table 1. Instruction Set

Instruction Name	Instruction Format*	Operation
WREN	0000 0110	Set the Write Enable Latch (Enable Write Operations)
SFLB	0000 0000	Set Flag Bit
WRDI/RFLB	0000 0100	Reset the Write Enable Latch/Reset Flag Bit
RSDR	0000 0101	Read Status Register
WRSR	0000 0001	Write Status Register(Watchdog,BlockLock,WPEN & Flag Bits)
READ	0000 0011	Read Data from Memory Array Beginning at Selected Address
WRITE	0000 0010	Write Data to Memory Array Beginning at Selected Address

^{*}Instructions are shown MSB in leftmost position. Instructions are transferred MSB first.

Table 2. Block Protect Matrix

WREN CMD	STATUS REGISTER	DEVICE PIN	BLOCK	BLOCK	STATUS REGISTER
WEL	WPEN	WP#	PROTECTED BLOCK	UNPROTECTED BLOCK	WPEN, BL0, BL1 WD0, WD1
0	X	Х	Protected	Protected	Protected
1	1	0	Protected	Writable	Protected
1	0	Х	Protected	Writable	Writable
1	X	1	Protected	Writable	Writable

The Write Enable Latch (WEL) bit indicates the Status of the Write Enable Latch. When WEL=1, the latch is set HIGH and when WEL=0 the latch is reset LOW. The WEL bit is a volatile, read only bit. It can be set by the WREN instruction and can be reset by the WRDS instruction.

The Block Lock bits, BL0 and BL1, set the level of Block LockTM Protection. These nonvolatile bits are programmed using the WRSR instruction and allow the user to protect one quarter, one half, all or none of the EEPROM array. Any portion of the array that is Block Lock Protected can be read but not written. It will remain protected until the BL bits are altered to disable Block Lock Protection of that portion of memory.

Status Register Bits		Array Addresses Protected
BL1 BL0		X5328/X5329
0	0	None
0	1	\$0C00-\$0FFF
1	0	\$0800-\$0FFF
1	1	\$0000-\$0FFF

The FLAG bit shows the status of a volatile latch that can be set and reset by the system using the SFLB and RFLB instructions. The Flag bit is automatically reset upon power up.

The nonvolatile WPEN bit is programmed using the WRSR instruction. This bit works in conjunction with the $\overline{\text{WP}}$ pin to provide an In-Circuit Programmable ROM func-

tion (Table 2). WP is LOW and WPEN bit programmed HIGH disables all Status Register Write Operations.

In Circuit Programmable ROM Mode

This mechanism protects the Block Lock and Watchdog bits from inadvertant corruption.


In the locked state (Programmable ROM Mode) the $\overline{\text{WP}}$ pin is LOW and the nonvolatile bit WPEN is "1". This mode disables nonvolatile writes to the device's Status Register.

Setting the WP pin LOW while WPEN is a "1" while an internal write cycle to the Status Register is in progress will not stop this write operation, but the operation disables subsequent write attempts to the Status Register.

When \overline{WP} is HIGH, all functions, including nonvolatile writes to the Status Register operate normally.

Setting the WPEN bit in the Status Register to "0" blocks the $\overline{\text{WP}}$ pin function, allowing writes to the Status Register when $\overline{\text{WP}}$ is HIGH or LOW. Setting the WPEN bit to "1" while the $\overline{\text{WP}}$ pin is LOW activates the Programmable ROM mode, thus requiring a change in the $\overline{\text{WP}}$ pin prior to subsequent Status Register changes. This allows manufacturing to install the device in a system with $\overline{\text{WP}}$ pin grounded and still be able to program the Status Register. Manufacturing can then load Configuration data, manufacturing time and other parameters into the EEPROM, then set the portion of memory to be protected by setting the Block Lock bits, and finally set the "OTP mode" by setting the WPEN bit. Data changes now require a hardware change.





Read Sequence

When reading from the EEPROM memory array, $\overline{\text{CS}}$ is first pulled low to select the device. The 8-bit READ instruction is transmitted to the device, followed by the 16-bit address. After the READ opcode and address are sent, the data stored in the memory at the selected address is shifted out on the SO line. The data stored in memory at the next address can be read sequentially by continuing to provide clock pulses. The address is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached, the address counter rolls over to address \$0000 allowing the read cycle to be continued indefinitely. The read operation is terminated by taking $\overline{\text{CS}}$ high. Refer to the Read EEPROM Array Sequence (Figure 1).

To read the Status Register, the $\overline{\text{CS}}$ line is first pulled low to select the device followed by the 8-bit RDSR instruction. After the RDSR opcode is sent, the contents of the Status Register are shifted out on the SO line. Refer to the Read Status Register Sequence (Figure 2).

Write Sequence

Prior to any attempt to write data into the device, the "Write Enable" Latch (WEL) must first be set by issuing the WREN instruction (Figure 3). $\overline{\text{CS}}$ is first taken LOW, then the WREN instruction is clocked into the device. After all eight bits of the instruction are transmitted, $\overline{\text{CS}}$ must then be taken HIGH. If the user continues the Write Operation without taking $\overline{\text{CS}}$ HIGH after issuing the WREN instruction, the Write Operation will be ignored.

To write data to the EEPROM memory array, the user then issues the WRITE instruction followed by the 16 bit address and then the data to be written. Any unused address bits are specified to be "0's". The WRITE operation minimally takes 32 clocks. \overline{CS} must go low and remain low for the duration of the operation. If the address counter reaches the end of a page and the clock contin-

ues, the counter will roll back to the first address of the page and overwrite any data that may have been previously written.

For the Page Write Operation (byte or page write) to be completed, \overline{CS} can only be brought HIGH after bit 0 of the last data byte to be written is clocked in. If it is brought HIGH at any other time, the write operation will not be completed (Figure 4).

To write to the Status Register, the WRSR instruction is followed by the data to be written (Figure 5). Data bits 0 and 1 must be "0".

While the write is in progress following a Status Register or EEPROM Sequence, the Status Register may be read to check the WIP bit. During this time the WIP bit will be high.

OPERATIONAL NOTES

The device powers-up in the following state:

- The device is in the low power standby state.
- A HIGH to LOW transition on $\overline{\text{CS}}$ is required to enter an active state and receive an instruction.
- SO pin is high impedance.
- The Write Enable Latch is reset.
- The Flag Bit is reset.
- · Reset Signal is active for tpurst.

Data Protection

The following circuitry has been included to prevent inadvertent writes:

- A WREN instruction must be issued to set the Write Enable Latch.
- CS must come HIGH at the proper clock count in order to start a nonvolatile write cycle.

Figure 6. Read Status Register Sequence




Figure 7. Write Enable Latch Sequence




Figure 8. Write Sequence






Figure 9. Status Register Write Sequence



Symbol Table



ABSOLUTE MAXIMUM RATINGS*

Temperature under Bias65°Cto+1	35°C
Storage Temperature65°C to +1	50°C
Voltage on any Pin with Respect to V _{SS} 1.0V to	o +7V
D.C. Output Current	.5mA
Lead Temperature (Soldering, 10 seconds)	300°C

RECOMMENDED OPERATING CONDITIONS

Temp	Min.	Max.		
Commercial	0°C	70°C		
Industrial	–40°C	+85°C		

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Voltage Option	Supply Voltage
-1.8	1.8V-3.6V
–2.7 or -2.7A	2.7V to 5.5V
BLank or -4.5A	4.5V-5.5V

D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)


		Limits					
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
I _{CC1}	V _{CC} Write Current (Active)			5	mA	SCK = $V_{CC} \times 0.1/V_{CC} \times 0.9$ @ 2MHz, SO = Open	
I _{CC2}	V _{CC} Read Current (Active)			0.4	mA	SCK = $V_{CC} \times 0.1/V_{CC} \times 0.9$ @ 2MHz, SO = Open	
I _{SB}	V _{CC} Standby Current WDT=OFF			1	μА	$\overline{\text{CS}} = \text{V}_{\text{CC}}, \text{V}_{\text{IN}} = \text{V}_{\text{SS}} \text{ or V}_{\text{CC}},$ $\text{V}_{\text{CC}} = 5.5 \text{V}$	
ILI	Input Leakage Current		0.1	10	μΑ	$V_{IN} = V_{SS}$ to V_{CC}	
I _{LO}	Output Leakage Current		0.1	10	μA	$V_{OUT} = V_{SS}$ to V_{CC}	
V _{IL} ⁽¹⁾	Input LOW Voltage	-0.5		V _{CC} x0.3	V		
V _{IH} ⁽¹⁾	Input HIGH Voltage	V _{CC} x0.7		V _{CC} +0.5	V		
V _{OL1}	Output LOW Voltage			0.4	V	$V_{CC} > 3.3V, I_{OL} = 2.1mA$	
V _{OL2}	Output LOW Voltage			0.4	V	$2V < V_{CC} \le 3.3V$, $I_{OL} = 1mA$	
V _{OL3}	Output LOW Voltage			0.4	V	$V_{CC} \le 2V$, $I_{OL} = 0.5mA$	
V _{OH1}	Output HIGH Voltage	V _{CC} -0.8			V	$V_{CC} > 3.3V, I_{OH} = -1.0mA$	
V _{OH2}	Output HIGH Voltage	V _{CC} -0.4			V	$2V < V_{CC} \le 3.3V$, $I_{OH} = -0.4$ mA	
V _{OH3}	Output HIGH Voltage	V _{CC} -0.2			V	$V_{CC} \le 2V$, $I_{OH} = -0.25$ mA	
V _{OLS}	Reset Output LOW Voltage			0.4	V	I _{OL} = 1mA	

CAPACITANCE $T_A = +25^{\circ}C$, f = 1MHz, $V_{CC} = 5V$.

Symbol	Test	Max.	Units	Conditions
C _{OUT} ⁽²⁾	Output Capacitance (SO, RESET, RESET)	8	pF	V _{OUT} = 0V
C _{IN} ⁽²⁾	Input Capacitance (SCK, SI, CS, WP)	6	pF	$V_{IN} = 0V$

Notes:

EQUIVALENT A.C. LOAD CIRCUIT AT 5V V_{CC}



A.C. TEST CONDITIONS

Input Pulse Levels	V _{CC} x 0.1 to V _{CC} x 0.9
Input Rise and Fall Times	10ns
Input and Output Timing Level	V _{CC} x0.5


⁽¹⁾ V_{IL} min. and V_{IH} max. are for reference on ly and are not tested. (2) This parameter is periodically sampled and not 100% tested.

A.C. CHARACTERISTICS (Over recommended operating conditions, unless otherwise specified)

Serial Input Timing

		1.8-	3.6V	2.7-	5.5V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
f _{SCK}	Clock Frequency	0	1	0	2	MHz
t _{CYC}	Cycle Time	1000		500		ns
t _{LEAD}	CS Lead Time	500		250		ns
t _{LAG}	CS Lag Time	500		250		ns
t _{WH}	Clock HIGH Time	400		200		ns
t _{WL}	Clock LOW Time	400		250		ns
t _{SU}	Data Setup Time	50		50		ns
t _H	Data Hold Time	50		50		ns
t _{RI} ⁽³⁾	Input Rise Time		100		100	ns
t _{FI} ⁽³⁾	Input Fall Time		100		100	ns
t _{CS}	CS Deselect Time	500		500		ns
t _{WC} ⁽⁴⁾	Write Cycle Time		10		10	ms

Serial Input Timing




Serial Output Timing

		1.8-3.6V		2.7-5.5V		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
f _{SCK}	Clock Frequency	0	1	0	2	MHz
t _{DIS}	Output Disable Time		250		250	ns
t _V	Output Valid from Clock Low		400		250	ns
t _{HO}	Output Hold Time	0		0		ns
t _{RO} (3)	Output Rise Time		100		100	ns
t _{FO} ⁽³⁾	Output Fall Time		100		100	ns


Notes:

- (3) This parameter is periodically sampled and not 100% tested.
- (4) t_{WC} is the time from the rising edge of $\overline{\text{CS}}$ after a valid write sequence has been sent to the end of the self-timed internal nonvolatile write cycle.

Serial Output Timing



Power-Up and Power-Down Timing




RESET Output Timing

Symbol	Parameter	Min.	Тур.	Max.	Units
	Reset Trip Point Voltage, X5328-4.5A, X5328-4.5A	4.5	4.63	4.75	
	Reset Trip Point Voltage, X5328, X5329	4.25	4.38	4.5	V
V _{TRIP}	Reset Trip Point Voltage, X5328-2.7A, X5329-2.7A	2.85	2.93	3.0	V
	Reset Trip Point Voltage, X5328-2.7, X5329-2.7	2.55	2.63	2.7	V
	Reset Trip Point Voltage, X5328-1.8, X5329-1.8	1.7	1.75	1.8	
V _{TH}	V _{TRIP} Hysteresis		20		mV
'IH	(HIGH to LOW vs. LOW to HIGH V _{TRIP} voltage)		20		111 \$
t _{PURST}	Power-up Reset Timeout	100	200	280	ms
t _{RPD} ⁽⁵⁾	V _{CC} Detect to Reset/Output			500	ns
t _F ⁽⁵⁾	V _{CC} Fall Time	100			μS
t _R ⁽⁵⁾	V _{CC} Rise Time	100			μS
V _{RVALID}	Reset Valid V _{CC}	1			V

Notes: (5) This parameter is periodically sampled and not 100% tested.

V_{TRIP} Set Conditions



V_{TRIP} Reset Conditions





Table 3. V_{TRIP} Programming Specifications: Vcc=1.7-5.5V; Temperature = 0°C to 70°C

Parameter	Description	Min	Max	Units
t _{VPS}	SCK V _{TRIP} Program Voltage Setup time	1		μS
t _{VPH}	SCK V _{TRIP} Program Voltage Hold time	1	μS	
t _P	V _{TRIP} Program Pulse Width	1	μS	
t _{TSU}	V _{TRIP} Level Setup time	10	μS	
t _{THD}	V _{TRIP} Level Hold (stable) time	10	ms	
t _{WC}	V _{TRIP} Write Cycle Time	10		ms
t _{RP}	V _{TRIP} Program Cycle Recovery Period (Between successive programming cycles)	10		ms
t _{VPO}	SCK V _{TRIP} Program Voltage Off time before next cycle	0		ms
V _P	Programming Voltage	15	18	V
V _{TRAN}	V _{TRIP} Programed Voltage Range	1.7	5.0	V
V _{ta1}	Initial V _{TRIP} Program Voltage accuracy (Vcc applied - V _{TRIP}) (Programmed at 25°C.)	-0.1	+0.4	V
V _{ta2}	Subsequent V _{TRIP} Program Voltage accuracy [(Vcc applied - V _{ta1}) - V _{TRIP}) (Programmed at 25°C.)	-25	+25	mV
V _{tr}	V _{TRIP} Program Voltage repeatability (Successive program operations.) (Programmed at 25°C.)	-25 +25		mV
V _{tv}	V _{TRIP} Program variation after programming (0-75°C). (Programmed at 25°C.)	-25	+25	mV


V_{TRIP} Programming parameters are periodically sampled and are not 100% Tested.

TYPICAL PERFORMANCE


Vcc Supply Current vs. Temperature (I_{SB})




t_{PURST} vs. Temperature



V_{TRIP} vs. Temperature (programmed at 25°C)





8-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S




NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

8-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P










NOTE:


- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH

14-LEAD PLASTIC, TSSOP, PACKAGE TYPE V










NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

Ordering Information

Vcc Range	V _{TRIP} Range	Package	Operating Temperature Range	PART NUMBER RESET (Active LOW)	PART NUMBER RESET (Active HIGH)			
4.5-5.5V	4.5.4.75	8		0°C - 70°C	X5328P-4.5A	X5329P-4.5A		
		01.0010	0°C - 70°C	X5328S8-4.5A	X5329S8-4.5A			
			8L SOIC	-40°C - 85°C	X5328S8I-4.5A	X5329S8I-4.5A		
4.5-5.5V	4.25.4.5	8 pin PDIP	0°C - 70°C	X5328P	X5329P			
		8L SOIC	0°C - 70°C	X5328S8	X5329S8			
		4.5	-40°C - 85°C	X5328S8I	X5329S8I			
			14L TSSOP	0°C - 70°C	X5328V14	X5329V14		
2.7-5.5V	2.85-3.0	-5.5V 2.85-3.0			8L SOIC	0°C - 70°C	X5328S8-2.7A	X5329S8-2.7A
			OL SOIC	-40°C - 85°C	X5328S8I-2.7A	X5329S8I-2.7A		
			14L TSSOP	0°C - 70°C	X5328V14I-2.7A	X5329V14I-2.7A		
2.7-5.5V	2.55-2.7	8L SOIC	0°C - 70°C	X5328S8-2.7	X5329S8-2.7			
		14L TSSOP	0°C - 70°C	X5328V14-2.7	X5329V14-2.7			
1.8-3.6V	1.7-1.8V	8L SOIC	0°C - 70°C	X5328S8-1.8	X5329S8-1.8			
		1.7-1.00	14L TSSOP	0°C - 70°C	X5328V14-1.8	X5329V14-1.8		

Part Mark Information



LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.