

ANALOG-TO-DIGITAL CONVERTER GROUNDING PRACTICES AFFECT SYSTEM PERFORMANCE

Obtaining optimum performance from a high-resolution analog-to-digital converter (ADC) depends upon many factors. Power supply decoupling and good grounding practices are essential to maintaining accuracy in ADCs.

Poor grounding technique may manifest itself in many different ways such as excessive noise, or signal crosstalk in the system. A more difficult problem to track down is that of poor differential linearity error (DLE) in the converter. This is difficult because poor DLE may result from settling time problems inside the ADC, from the circuitry driving the ADC having too high an output impedance at the converter's operating frequency, from poor grounding techniques or other sources.

Figure 1 is a DLE plot of a ADCTH (12-bit, 8μ s conversion time ADC) in a specific printed circuit board. This histogram plots deviation from ideal differential linearity against specific codes output from the converter. The circuit shown in Figure 1 has a DLE of about ± 0.4 LSB. This meets the specification of the ADC774, but is less than optimum.

The cause of the DLE performance is the grounding scheme used in this application. The part was "grounded" using recommendations made in most of our ADC data sheets: connect the analog and digital grounds together at the ADC.

0.5 0.4 0.3 0.2 لاأس DLE Error (LSB) 0.1 0 -0.1 -0.2 -0.3 -04 -0.5 0 512 1024 1536 2048 2560 3072 3584 4096 Code

FIGURE 1. ADC774 Board DLE with Poor Ground.

What went wrong is that the analog and digital commons were connected together at the ADC, but that "ground" was then returned through a long trace on the PCB to the system ground. This means that the "ground" the ADC actually saw had a fair amount of resistance and inductance, as shown in Figure 3.

Returning the analog and digital common of the same ADC to a single ground plane underneath the converter (Figure 3) reduced this inductance and resistance considerably, and thus made the ADC "see" a much lower impedance; a more optimum ground. The results of this improved grounding technique are shown in Figure 2. The new board exhibits a DLE of only about ±0.1LSB, much closer to what the ADC774 typically does.

In general, using ground planes is the best way to set up grounding systems for high-resolution ADCs, so that the ADC ground return paths are as low an impedance as possible. Where the use of ground planes is not possible, using wide, short traces for ground returns is recommended to keep the ground impedance low. As this example shows, poor grounding can affect system performance in ways that don't readily indicate that a grounding problem may exist.




FIGURE 2. ADC774 Board DLE with Improved Ground.




FIGURE 3. Ground Impedance is High Due to Long Circuit Trace. By Using Ground Plane, DLE is Improved.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated