

8-BIT MTP MICROCONTROLLER

GENERAL DESCRIPTION

The W78E51 is an 8-bit microcontroller that is functionally compatible with the W78C51 except that the mask ROM is replaced by a flash EEPROM whose size is 4K bytes.

For the user to program and verify their code easily, the flash EEPROM inside the W78E51 allows the program memory to be programmed and read electronically. Once the code is confirmed, the user can protect their code for security.

The W78E51 microcontroller supplies a wider frequency range than most 8-bit microcontrollers on the market. It is functionally compatible with the industry standard 80C51 microcontroller series.

The W78E51 contains four 8-bit bidirectional and bit-addressable I/O ports, two 16-bit timer/counters, and a serial port. These peripherals are supported by a five-source, two-level interrupt capability. There are 128 bytes of RAM and an 4 KB flash EEPROM for application programs.

The W78E51 microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor.

- 1 -

FEATURES


- 8-bit CMOS microcontroller
- · Fully static design
- Low standby current at full supply voltage
- DC-40 MHz operation
- 128 bytes of on-chip scratchpad RAM
- 4 KB electrically erasable/programmable EPROM
- 64 KB program memory address space
- 64 KB data memory address space
- Four 8-bit bidirectional ports
- Two 16-bit timer/counters
- · One full duplex serial port
- · Boolean processor
- Five-source, two-level interrupt capability
- Built-in power management
- Code protection mechanism
- · Packages:
 - DIP 40: W78E51-16/24/40
 - PLCC 44: W78E51P-16/2440
 - QFP 44: W78E51F-16/24/40
 - TQFP 44: W78E51M-16/24/40

Publication Release Date: October 1997

Revision A3



PIN CONFIGURATIONS





PIN DESCRIPTION

The W78E51 runs under two operation modes, normal and flash. Under the normal mode, the W78E51 corresponds to W78C51. Under the flash mode, the user (the maker of the flash EEPROM writer) can access to the flash EEPROM.

P0.7-P0.0 Port 0, Bits 7-0

MODE	DESCRIPTION
Normal	Functions are the same as those in the W78C51.
Flash	This port provides the data bus during access to the flash EEPROM.

P1.7-P1.0 Port 1, Bits 7-0

MODE	DESCRIPTION
Normal	Functions are the same as those in the W78C51.
Flash	This port provides the low order address bus during access to the flash EEPROM.

P2.7-P2.0 Port 2, Bits 7-0

MODE	DESCRIPTION
Normal	Functions are the same as those in the W78C51.
Flash	This port provides the high order address bus during access to the flash EEPROM.

P3.7-P3.0 Port 3, Bits 7-0

MODE	DESCRIPTION
Normal	Functions are the same as those in the W78C51.
Flash	P3.3–P3.0 and P3.7–P3.6 are the flash mode configuration pins, Input.
	P3.3–P3.0 and P3.7–P3.6 are configured to select or execute the flash operations. For details, see <i>Flash Operations</i> .

EA/VPP

MODE	DESCRIPTION							
Normal	EA, External Access, Input, active low.							
	This pin forces the processor to execute program from the external ROM. When the internal flash EEPROM is accessed like the W78C51, this pin should be kept high.							
Flash	VPP, Program Power supply pin, Input.							
	This pin accepts high voltage that is needed by the program operations to the flash EEPROM. The program operation needs 12V.							

Publication Release Date: October 1997 Revision A3



RST

MODE	DESCRIPTION
Normal	RST, Reset, Input, active high.
	This pin resets the processor. It must be kept high for at least two machine cycles in order to be recognized by the processor.
Flash	Flash mode configuration pin, Input, active high.
	RST is used to configure the flash operations. For details, see Flash Operations.

ALE

MODE	DESCRIPTION
Normal	ALE, Address Latch Enable, Output, active high.
	ALE is used to enable the address latch that separates the address from the data on Port 0. ALE runs at 1/6th of the oscillator frequency. A single ALE pulse is skipped during external data memory accesses. ALE goes to a high impedance state with a weak pull-up during reset state.
Flash	Flash mode configuration pin, Input, active low.
	ALE is used to configure the flash operations. For details, see Flash Operations.

PSEN

MODE	DESCRIPTION
Normal	PSEN Program Store Enable, Output, active low. This pin enables the external ROM onto the Port 0 address/data bus during fetch and MOVC operations. PSEN goes to a high impedance state with a weak pull-up during reset state.
Flash	Flash mode configuration pin, Input, active high. PSEN is used to configure the flash operations. For details, see <i>Flash Operations</i> .

XTAL1

MODE	DESCRIPTION						
Normal	Crystal 1. This is the crystal oscillator input. This pin may be driven by an external clock.						
Flash	Connect to Vss.						

XTAL2


MODE	DESCRIPTION						
Normal	Crystal 2. This is the crystal oscillator output. It is the inversion of XTAL1.						
Flash	No use on this mode.						

Vss, Vcc

Power Supplies. These are the chip ground and positive supplies.



BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

The W78E51 architecture consists of a core controller surrounded by various registers, four general purpose I/O ports, 128 bytes of RAM, three timer/counters, and a serial port. The processor supports 111 different opcodes and references both a 64K program address space and a 64K data storage space.

Timers 0 and 1

Timers 0 and 1 each consist of two 8-bit data registers. These are called TL0 and TH0 for Timer 0, TL1 and TH1 for Timer 1. The TCON and TMOD registers provide control functions for timers 0, 1.

Clock

The W78E51 is designed to be used with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used. This makes the W78E51 relatively insensitive to duty cycle variations in the clock.

Crystal Oscillator

The W78E51 incorporates a built-in crystal oscillator. To make the oscillator work, a crystal must be connected across pins XTAL1 and XTAL2. In addition, a load capacitor must be connected from each pin to ground, and a resistor must also be connected from XTAL1 to XTAL2 to provide a DC bias when the crystal frequency is above 24 MHz.



External Clock

An external clock should be connected to pin XTAL1. Pin XTAL2 should be left unconnected. The XTAL1 input is a CMOS-type input, as required by the crystal oscillator. As a result, the external clock signal should have an input one level of greater than 3.5 volts.

Power Management

Idle Mode

The idle mode is entered by setting the IDL bit in the PCON register. In the idle mode, the internal clock to the processor is stopped. The peripherals and the interrupt logic continue to be clocked. The processor will exit idle mode when either an interrupt or a reset occurs.

Power-down Mode

When the PD bit of the PCON register is set, the processor enters the power-down mode. In this mode all of the clocks, including the oscillator are stopped. The only way to exit power-down mode is by a reset.

Power Reduction Function

The status of the external pins during the idle and power-down modes for the W78E51 is shown in the following tables.

		ALE PSEN	P0	P1	P2	P3
Idle	internal	1 1	Data	Data	Data	Data
	external	1 1	Float	Data	Addr.	Data
Power	internal	0 0	Data	Data	Data	Data
Down	external	0 0	Float	Data	Addr.	Data

Reset

The external RESET signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running.

An internal trigger circuit in the reset line is used to deglitch the reset line when the W78E51 is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line.

During reset, the ports are initialized to FFH, the stack pointer to 07H, PCON (with the exception of bit 4) to 00H, and all of the other SFR registers except SBUF to 00H. SBUF is not reset.

Option Setting

The users write the program into W78E51 by the Winbond proprietorial writer. The writer programs the data into internal 4K bytes region under programming operation and reads back to verify data. After confirming program all right, the user can lock the data and no data can be read again.



Lock Bit

This bit is used to protect the customer data in the W78E51. It may be turned on after the programmer finish the programming and verify sequence. Once this bit is set to logic 0, no flash data can be accessed again.

MOVC Execute

This bit is used to restrict the accessible region of the MOVC instruction. It can prevent the program to be downloaded using this instruction if the program needs to jump outside to get data. When this bit is set to logic 0, a MOVC instruction in external program memory space will be able to access code in the external memory, but it will not be able to access code in the internal memory. A MOVC instruction in internal program memory space will always be able to access code in both internal and external memory. If this bit is logic 1, there are no restriction on the MOVC instruction.

Flash Operations

Under the normal operation, the W78E51 is functionally compatible with the W78C51. During the flash operation mode, the flash EEPROM can be programmed and verified. Until the code inside the flash EEPROM is confirmed OK, the code can be protected. The flash EEPROM and those operations on it are described as below.

The W78E51 has several operations on the flash mode. All these operations are configured by the pins RST, ALE, $\overline{\text{PSEN}}$, A9CTRL (P3.0), A13CTRL (P3.1), A14CTRL (P3.2), OECTRL (P3.3), $\overline{\text{CE}}$ (P3.6), $\overline{\text{OE}}$ (P3.7), A0 (P1.0) and VPP ($\overline{\text{EA}}$). Moreover, the A15 to A0 (P2.7 to P2.0, P1.7 to P1.0) and the D7 to D0 (P0.7 to P0.0) serve as the address and data bus respectively for these operations.

Read Operation

This operation is supported for customer to read their code and the Option bits. The data will not be valid if the Lock bit is programmed to low.

Program Operation

This operation is used to program the data to flash EEPROM and the Option bits. Program operation is done when the VPP is reach to VCP (12V) level, \overline{CE} set to low, and \overline{OE} set to high.

Program Verify Operation

All the programming data must be checked after program operation.

This operation should be performed after each byte is programmed and it will ensure a substantial program margin.

OPERATIONS	(A9	P3.1 (A13 CTRL)	P3.2 (A14 CTRL)	P3.3 (OE CTRL)	P3.6 (CE)	P3.7 (OE)	EA (VPP)	P2, P1 (A15–A0)	P0 (D7–D0)	NOTES
Read	VIL	VIL	VIL	VIL	VIL	VIL	VIH	Address	Data Out	1, 2
Program	VIL	VIL	VIL	VIL	VIL	VIH	VCP	Address	Data In	1, 2
Program Verify	VIL	VIL	VIL	VIL	VIH	VIL	VCP	Address	Data Out	3


Notes:

- 1. All these operations happen in RST = VIH, ALE = VIL and PSEN = VIH.
- 2. VCP = 12V, VEP = 14.5V, VIH = VDD, VIL = VSS.
- 3. The program verify operation is following behind the program operaion.

Publication Release Date: October 1997



Continued



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
DC Power Supply	VDD-VSS	-0.3	+7.0	V
Input Voltage	Vin	Vss -0.3	VDD +0.3	V
Operating Temperature	TA	0	70	°C
Storage Temperature	Тѕт	-55	+150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

DC CHARACTERISTICS

Vcc–Vss = 5V $\pm 10\%$, Ta = 25° C, Fosc = 20 MHz unless otherwise specified.

PARAMETER	SYMBOL	TEST CONDITIONS	SPECIFICATION		UNIT
			MIN.	MAX.	
Operating Voltage	VDD		4.5	5.5	V
Operating Current	IDD	No load VDD = 5.5V	-	50	mA
Idle Current	lidle	Idle mode VDD = 5.5V	-	7	mA
Power Down Current	IPWDN	Power-down mode	-	50	μΑ
		VDD = 5.5V			
Input Current P1, P2, P3	lin1	VDD = 5.5V	-50	+10	μΑ
		VIN = 0V or VDD			



DC Characteristics, continued

PARAMETER	SYMBOL	TEST CONDITIONS	SPECI	FICATION	UNIT
			MIN.	MAX.	
Logical 1-to-0 Transition Current P1, P2, P3 (*1)	ITL	VDD = 5.5V VIN = 2.0V (*1)	-650	-	μΑ
Input Current RST (*2)	lin2	VDD = 5.5V VIN = VDD	-	+300	μΑ
Input Leakage Current	ILK	VDD = 5.5V	-10	+10	μΑ
P0, EA		0V < VIN < VDD			
Output Low Voltage P1, P2, P3	VOL1	VDD = 4.5V IOL1 = +2 mA	-	0.45	V
Output Low Voltage	VOL2	VDD = 4.5V	-	0.45	V
ALE, PSEN, P0 (*3)		IOL2 = +4 mA			
Output High Voltage	VOH1	VDD = 4.5V	2.4	-	V
P1, P2, P3		ΙΟΗ1 = -100 μΑ			
Output High Voltage	VOH2	VDD = 4.5V	2.4	-	V
ALE, PSEN, P0 (*3)		ΙΟΗ2 = -400 μΑ			
Input Low Voltage (Except RST)	VIL1	VDD = 4.5V	0	0.8	V
Input Low Voltage RST ^(*4)	VIL2	VDD = 4.5V	0	0.8	V
Input Low Voltage XTAL1 (*4)	VIL3	VDD = 4.5V	0	0.8	V
Input High Voltage (Except RST)	VIH1	VDD = 4.5V	2.4	VDD +0.2	V
Input High Voltage RST ^(*4)	VIH2	VDD = 4.5V	2.4	VDD +0.2	V
Input High Voltage XTAL1 (*4)	VIH3	VDD = 4.5V	3.5	VDD +0.2	V

Notes:

- 3. P0, ALE, PSEN are in the external access mode.
- 4. XTAL1 is a CMOS input and RST is a Schmitt trigger input.

^{1.} Pins of P1, P2 and P3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V.


^{2.} RST pin has an internal pull-down resistor.



AC CHARACTERISTICS

The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in terms of multiple input clock periods (TcP), and actual parts will usually experience less than a ± 20 nS variation. The numbers below represent the performance expected from a 0.8 micron CMOS process when using 2 and 4 mA output buffers.

Clock Input Waveform



PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Operating Speed	Fop	0	-	40	MHz	1
Clock Period	Тср	25	-	-	nS	2
Clock High	Тсн	10	-	-	nS	3
Clock Low	TcL	10	-	-	nS	3

Notes:

- 1. The clock may be stopped indefinitely in either state.
- 2. The TCP specification is used as a reference in other specifications.
- 3. There are no duty cycle requirements on the XTAL1 input.

Program Fetch Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Address Valid to ALE Low	TAAS	1 Tcp -∆	-	-	nS	4
Address Hold from ALE Low	Таан	1 Tcp -∆	-	-	nS	1, 4
ALE Low to PSEN Low	TAPL	1 Tcp -∆	1	-	nS	4
PSEN Low to Data Valid	TPDA	-	1	2 Tcp	nS	2
Data Hold after PSEN High	TPDH	0	1	1 Tcp	nS	3
Data Float after PSEN High	TPDZ	0	-	1 Tcp	nS	
ALE Pulse Width	Talw	2 Tcp -Δ	2 Tcp	-	nS	4
PSEN Pulse Width	TPSW	3 Tcp -Δ	3 Tcp	-	nS	4

Notes:

- 1. P0.0–P0.7, P2.0–P2.7 remain stable throughout entire memory cycle.
- 2. Memory access time is 3 Tcp.
- 3. Data have been latched internally prior to PSEN going high.
- 4. " Δ " (due to buffer driving delay and wire loading) is 20 nS.



Data Read Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE S
ALE Low to RD Low	Tdar	3 Tcp -∆	-	3 Tcp + Δ	nS	1, 2
RD Low to Data Valid	TDDA	-	-	4 Tcp	nS	1
Data Hold from RD High	TDDH	0	-	2 Tcp	nS	
Data Float from RD High	TDDZ	0	-	2 Tcp	nS	
RD Pulse Width	TDRD	6 Tcp -Δ	6 Тср	-	nS	2

Notes:

- 1. Data memory access time is 8 Tcp.
- 2. " Δ " (due to buffer driving delay and wire loading) is 20 nS.

Data Write Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
ALE Low to WR Low	TDAW	3 Tcp -Δ	-	3 Tcp +Δ	nS
Data Valid to WR Low	TDAD	1 Tcp -Δ	-	-	nS
Data Hold from WR High	Towd	1 Tcp -Δ	-	-	nS
WR Pulse Width	Towr	6 Tcp -Δ	6 Тср	-	nS

Note: " Δ " (due to buffer driving delay and wire loading) is 20 nS.

Port Access Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Port Input Setup to ALE Low	TPDS	1 Tcp	-	-	nS
Port Input Hold from ALE Low	TPDH	0	-	1	nS
Port Output to ALE	TPDA	1 Tcp	-		nS

Note: Ports are read during S5P2, and output data becomes available at the end of S6P2. The timing data are referenced to ALE since it provides a convenient reference.

Program Operation

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
VPP Setup Time	Tvps	2.0	-	-	μS
Data Setup Time	TDS	2.0	-	-	μS
Data Hold Time	TDH	2.0	-	-	μS
Address Setup Time	Tas	2.0	-	-	μS

Publication Release Date: October 1997 Revision A3




Program Operation, continued

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	TINU
Address Hold Time	Тан	0	-	ı	μS
CE Program Pulse Width for PROGRAM operation	TPWP	95	100	105	μS
OECTRL Setup Time	Tocs	2.0	-	-	μS
OECTRL Hold Time	Тосн	2.0	-	-	μS
OE Setup Time	Toes	2.0	-	1	μS
OE high to output Float	TDFP	0	-	130	nS
Data Valid from OE	TOEV	-	-	150	nS

Note: All the flash data access must be under flash mode condition, and the RST pin must pull in VIH status, the ALE pin must pull in VIL status, and the PSEN PSEN pin must pull in VIH status.

TIMING WAVEFORMS


Program Fetch Cycle






Timing Waveforms, continued

Data Read Cycle




Data Write Cycle






Timing Waveforms, continued

Port Access Cycle



Program Operation





TYPICAL APPLICATION CIRCUITS

Expanded External Program Memory and Crystal




Figure A

CRYSTAL	C1	C2	R
16 MHz	30P	30P	-
24 MHz	15P	15P	-
33 MHz	10P	10P	6.8K
40 MHz	5P	5P	6.8K

Above table shows the reference values for crystal applications.

Note: C1, C2, R components refer to Figure A.



Typical Application Circuits, continued

Expanded External Data Memory and Oscillator





Figure B




PACKAGE DIMENSIONS

40-pin DIP




44-pin PLCC






Package Dimensions, continued

44-pin QFP



44-pin TQFP







Headquarters

No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5792697 http://www.winbond.com.tw/ Voice & Fax-on-demand: 886-2-7197006

Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd., Taipei, Taiwan TEL: 886-2-7190505 FAX: 886-2-7197502

Winbond Electronics (H.K.) Ltd. Rm. 803, World Trade Square, Tower II, 123 Hoi Bun Rd., Kwun Tong, Kowloon, Hong Kong TEL: 852-27513100

FAX: 852-27552064

Winbond Electronics North America Corp. Winbond Memory Lab. Winbond Microelectronics Corp. Winbond Systems Lab. 2727 N. First Street, San Jose, CA 95134, U.S.A.

TEL: 408-9436666 FAX: 408-5441798

Note: All data and specifications are subject to change without notice.

Publication Release Date: October 1997 Revision A3