SN74ALVCH16245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES015 – JULY 1995

 Member of the Texas Instruments Widebus™ Family 	DGG OR DL PACKAGE (TOP VIEW)			
 EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process 		48 1 <u>0E</u>		
 ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model 	1B1 2 1B2 3 GND 4 1B3 5	47 1A1 46 1A2 45 GND 44 1A3		
 (C = 200 pF, R = 0) ● Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17 	1B4 [] 6 V _{CC} [] 7	43 1A4 42 V _{CC}		
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	1B5 8 1B6 9 GND 10	41 1A5 40 1A6 39 GND		
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages 	1B7 11 1B8 12 2B1 13 2B2 14	37] 1A8 36] 2A1 35] 2A2		
description	GND [15 2B3 [16	34 GND 33 2A3		
This 16-bit (dual-octal) noninverting bus transceiver is designed for 2.3-V to 3.6-V V _{CC} operation.	2B4 17 V _{CC} 18 2B5 19 2B6 20	32 2A4 31 V _{CC} 30 2A5 29 2A6		
The SN74ALVCH16245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.	2B6 20 GND 21 2B7 22 2B8 23 2DIR 24	E		

This device can be used as two 8-bit transceivers

or one 16-bit transceiver. It allows data

transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16245 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVCH16245 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1995, Texas Instruments Incorporated

SN74ALVCH16245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES015 – JULY 1995

FUNCTION TABLE


(each 8-bit section)						
INPUTS		OPERATION				
OE	DIR	OPERATION				
L	L	B data to A bus				
L	н	A data to B bus				
Н	Х	Isolation				

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels



SN74ALVCH16245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES015 - JULY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_{I} : Except I/O ports (see Note 1) I/O ports (see Notes 1 and 2) Output voltage range, V_O (see Notes 1 and 2) Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) Continuous output current, I_O ($V_O = 0$ to V_{CC})	$\begin{array}{ccc} -0.5 \ V \ to \ 4.6 \ V \\ . \ -0.5 \ V \ to \ V_{CC} \ + \ 0.5 \ V \\ . \ -0.5 \ V \ to \ V_{CC} \ + \ 0.5 \ V \\ . \ -50 \ mA \\ . \ \pm 50 \ mA \end{array}$
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$ Continuous current through each V_{CC} or GND Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package	±100 mA
	1.2 W

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		2.3	3.6	V	
	High-level input voltage $\frac{V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}}{V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}}$	V_{CC} = 2.3 V to 2.7 V	1.7		V	
VIH		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		v	
M.	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V	
VIL		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	v	
VI	Input voltage		0	VCC	V	
VO	Output voltage		0	VCC	V	
	High-level output current	$V_{CC} = 2.3 V$		-12		
ЮН		$V_{CC} = 2.7 V$		-12	mA	
		V _{CC} = 3 V		-24		
		V _{CC} = 2.3 V		12		
IOL	Low-level output current V _{CC}	V _{CC} = 2.7 V		12	mA	
		V _{CC} = 3 V		24		
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V	
Т _А	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES015 - JULY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMET	ER	TEST CO	ONDITIONS	v _{cc} †	MIN	түр‡	МАХ	UNIT	
		I _{OH} = –100 μA		MIN to MAX	V _{CC} -0	.2			
		I _{OH} = –6 mA,	V _{IH} = 1.7 V	2.3 V	2				
V			V _{IH} = 1.7 V	2.3 V	1.7			v	
Vон		I _{OH} = – 12 mA	V _{IH} = 2 V	2.7 V	2.2			v	
			V _{IH} = 2 V	3 V	2.4				
		I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2				
		I _{OL} = 100 μA		MIN to MAX			0.2		
		I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4		
Vol		10	V _{IL} = 0.7 V	2.3 V			0.7	V	
		I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V			0.4		
		I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55		
lj		V _I = V _{CC} or GND		3.6 V			±5	μA	
		V _I = 0.7 V		0.01/	45			μΑ	
		VI = 1.7 V		2.3 V	-45				
l _{l(hold)}		V _I = 0.8 V		0.)/	75				
. ,		V _I = 2 V		3 V	-75				
		V ₁ = 0 to 3.6 V		3.6 V			±500	1	
I _{OZ} §		V _O = V _{CC} or GND		3.6 V			±10	μA	
ICC		$V_{I} = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA	
∆ICC		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA	
	ol inputs	V _I = V _{CC} or GND		3.3 V		4		pF	
C _{io} A or B	ports	$V_{O} = V_{CC}$ or GND		3.3 V		8		pF	

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

[‡] Typical values are measured at V_{CC} = 3.3 V, T_A = 25° C.

§ For I/O ports, the parameter IOZ includes the input leakage current.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TO (OUTPUT) VCC = 2.5 ± 0.2 V		/ V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(001101)	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	A or B	B or A	1	5		4	1	3.6	ns
ten	OE	B or A	1	6.8		6	1	5	ns
^t dis	OE	B or A	1	6		5.2	1	5	ns

operating characteristics, T_A = 25 $^\circ$ C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
			TYP	TYP		
		Outputs enabled		22	29	۶F
C _{pd} Power dissipation capacitance	Outputs disabled	$C_{L} = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	4	5	рг	



SN74ALVCH16245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES015 - JULY 1995




- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tpzL and tpzH are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms



SN74ALVCH16245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES015 - JULY 1995



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tPLZ and tPHZ are the same as tdis.
 - F. tPZL and tPZH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.





IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated