



AiP74HC/HCT165

8-bit Parallel-in, Serial out Shift Register

Product Specification

Specification Revision History:

Version	Date	Description
2012-07-A1	2012-07	New
2023-04-B1	2023-04	Update the template
2023-12-B2	2023-12	Increase ESD
2024-04-B3	2024-04	Modify the parameters
2025-10-B4	2025-10	Add DHVQFN16 package form



Contents

1、General Description.....	3
2、Block Diagram And Pin Description	6
2.1、Block Diagram	6
2.2、Pin Configurations.....	7
2.3、Pin Description.....	8
2.4、Function Table.....	8
3、Electrical Parameter	9
3.1、Absolute Maximum Ratings.....	9
3.2、Recommended Operating Conditions.....	9
3.3、Electrical Characteristics.....	10
3.3.1、DC Characteristics 1.....	10
3.3.2、DC Characteristics 2.....	11
3.3.3、DC Characteristics 3.....	12
3.3.4、AC Characteristics 1.....	13
3.3.5、AC Characteristics 2.....	15
3.3.6、AC Characteristics 3.....	17
4、Testing Circuit	19
4.1、AC Testing Circuit	19
4.2、AC Testing Waveforms.....	19
4.3、Measurement Points	21
4.4、Test Data	21
5、Package Information	22
5.1、DIP16	22
5.2、SOP16	23
5.3、TSSOP16.....	24
5.4、DHVQFN16	25
6、Statements And Notes	26
6.1、The name and content of Hazardous substances or Elements in the product.....	26
6.2、Notes	26



1、General Description

The AiP74HC/HCT165 is 8-bit serial or parallel-in/serial-out shift registers. The device features a serial data input (DS), eight parallel data inputs (D0 to D7) and two complementary serial outputs (Q7 and $\bar{Q}7$). When the parallel load input ($\bar{PL}$) is LOW the data from D0 to D7 is loaded into the shift register asynchronously. When $\bar{PL}$ is HIGH data enters the register serially at DS. When the clock enable input ($\bar{CE}$) is LOW data is shifted on the LOW-to-HIGH transitions of the CP input. A HIGH on $\bar{CE}$ will disable the CP input. Inputs are overvoltage tolerant to 15V. This enables the device to be used in HIGH-to-LOW level shifting applications.

Features:

- Input levels:
For AiP74HC165: CMOS level
For AiP74HCT165: TTL level
- Asynchronous 8-bit parallel load
- Synchronous serial input
- ESD-HBM:3000V
- ESD-CDM:1000V
- Specified from -40°C to +125°C
- Packaging information: DIP16/SOP16/TSSOP16/DHVQFN16



Ordering Information:

Tube packing specifications:

Part number	Packaging form	Marking code	Tube quantity	Boxed tube quantity	Boxed quantity	Notes
AiP74HC165DA16.TB	DIP16	AiP74HC165	25 PCS/tube	40 tube/box	1000 PCS/box	Dimensions of plastic enclosure: 19.0mm×6.4mm Pin spacing: 2.54mm
AiP74HCT165DA16.TB	DIP16	74HCT165	25 PCS/tube	40 tube/box	1000 PCS/box	Dimensions of plastic enclosure: 19.0mm×6.4mm Pin spacing: 2.54mm
AiP74HC165SA16.TB	SOP16	AiP74HC165	50 PCS/tube	200 tube/box	10000 PCS/box	Dimensions of plastic enclosure: 10.0mm×3.9mm Pin spacing: 1.27mm
AiP74HCT165SA16.TB	SOP16	74HCT165	50 PCS/tube	200 tube/box	10000 PCS/box	Dimensions of plastic enclosure: 10.0mm×3.9mm Pin spacing: 1.27mm
AiP74HC165TA16.TB	TSSOP16	74HC165	96 PCS/tube	200 tube/box	19200 PCS/box	Dimensions of plastic enclosure: 5.0mm×4.4mm Pin spacing: 0.65mm
AiP74HCT165TA16.TB	TSSOP16	74HCT165	96 PCS/tube	200 tube/box	19200 PCS/box	Dimensions of plastic enclosure: 5.0mm×4.4mm Pin spacing: 0.65mm



Reel packing specifications:

Part number	Packaging form	Marking code	Reel quantity	Boxed reel quantity	Notes
AiP74HC165SA16.TR	SOP16	AiP74HC165	4000 PCS/reel	8000 PCS/box	Dimensions of plastic enclosure: 10.0mm×3.9mm Pin spacing: 1.27mm
AiP74HCT165SA16.TR	SOP16	74HCT165	4000 PCS/reel	8000 PCS/box	Dimensions of plastic enclosure: 10.0mm×3.9mm Pin spacing: 1.27mm
AiP74HC165TA16.TR	TSSOP16	74HC165	5000 PCS/reel	10000 PCS/box	Dimensions of plastic enclosure: 5.0mm×4.4mm Pin spacing: 0.65mm
AiP74HCT165TA16.TR	TSSOP16	74HCT165	5000 PCS/reel	10000 PCS/box	Dimensions of plastic enclosure: 5.0mm×4.4mm Pin spacing: 0.65mm
AiP74HC165QE16.TR	DHVQFN16	74HC165	3000 PCS/reel	3000 PCS/box	Dimensions of plastic enclosure: 3.5mm×2.5mm Pin spacing: 0.50mm
AiP74HCT165QE16.TR	DHVQFN16	74HCT165	3000 PCS/reel	3000 PCS/box	Dimensions of plastic enclosure: 3.5mm×2.5mm Pin spacing: 0.50mm

Note: If the physical information is inconsistent with the ordering information, please refer to the actual product.



2、Block Diagram And Pin Description

2.1、Block Diagram




Figure 1. Logic symbol




Figure 2. IEC logic symbol




Figure 3. Functional diagram





Figure 4. Timing diagram

2.2、Pin Configurations





2.3、Pin Description

Pin No.	Pin Name	Description
1	$\overline{\text{PL}}$	asynchronous parallel load input (active LOW)
2	CP	clock input (LOW-to-HIGH, edge-triggered)
3	D4	parallel data input (also referred to as Dn)
4	D5	parallel data input (also referred to as Dn)
5	D6	parallel data input (also referred to as Dn)
6	D7	parallel data input (also referred to as Dn)
7	$\overline{\text{Q7}}$	complementary output from the last stage
8	GND	ground (0V)
9	Q7	serial output from the last stage
10	DS	serial data input
11	D0	parallel data input (also referred to as Dn)
12	D1	parallel data input (also referred to as Dn)
13	D2	parallel data input (also referred to as Dn)
14	D3	parallel data input (also referred to as Dn)
15	$\overline{\text{CE}}$	clock enable input (active LOW)
16	V _{CC}	supply voltage

2.4、Function Table

Operating mode	Input					Qn register		Output	
	$\overline{\text{PL}}$	$\overline{\text{CE}}$	CP	DS	D0 to D7	Q0	Q1 to Q6	Q7	$\overline{\text{Q7}}$
parallel load	L	X	X	X	L	L	L to L	L	H
	L	X	X	X	H	H	H to H	H	L
serial shift	H	L	↑	l	X	L	q0 to q5	q6	$\overline{\text{q6}}$
	H	L	↑	h	X	H	q0 to q5	q6	$\overline{\text{q6}}$
	H	↑	L	l	X	L	q0 to q5	q6	$\overline{\text{q6}}$
	H	↑	L	h	X	H	q0 to q5	q6	$\overline{\text{q6}}$
hold "do nothing"	H	H	X	X	X	q0	q1 to q6	q7	$\overline{\text{q7}}$
	H	X	H	X	X	q0	q1 to q6	q7	$\overline{\text{q7}}$

Note:

H=HIGH voltage level;

h=HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L=LOW voltage level;

l=LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

q=state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition;

X=don't care;

↑=LOW-to-HIGH clock transition.



3、Electrical Parameter

3.1、Absolute Maximum Ratings

(Voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Max.	Unit
supply voltage	V_{CC}	-	-0.5	+7	V
input clamping current	I_{IK}	$V_I < -0.5V$ or $V_I > V_{CC}+0.5V$	-	± 20	mA
output clamping current	I_{OK}	$V_O < -0.5V$ or $V_O > V_{CC}+0.5V$	-	± 20	mA
output current	I_O	$-0.5V < V_O < V_{CC}+0.5V$	-	± 25	mA
supply current	I_{CC}	-	-	50	mA
ground current	I_{GND}	-	-50	-	mA
total power dissipation	P_{tot}	-	-	500	mW
storage temperature	T_{stg}	-	-65	+150	°C
soldering temperature	T_L	10s	DIP	245	°C
			SOP/TSSOP/DHVQFN	260	°C

3.2、Recommended Operating Conditions

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
AiP74HC165						
supply voltage	V_{CC}	-	2.0	5.0	6.0	V
input voltage	V_I	-	0	-	V_{CC}	V
output voltage	V_O	-	0	-	V_{CC}	V
ambient temperature	T_{amb}	-	-40	-	+125	°C
AiP74HCT165						
supply voltage	V_{CC}	-	4.5	5.0	5.5	V
input voltage	V_I	-	0	-	V_{CC}	V
output voltage	V_O	-	0	-	V_{CC}	V
ambient temperature	T_{amb}	-	-40	-	+125	°C



3.3、Electrical Characteristics

3.3.1、DC Characteristics 1

($T_{amb}=25^{\circ}\text{C}$, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
AiP74HC165							
HIGH-level input voltage	V _{IH}	V _{CC} =2.0V		1.5	1.2	-	V
		V _{CC} =4.5V		3.15	2.4	-	V
		V _{CC} =6.0V		4.2	3.2	-	V
LOW-level input voltage	V _{IL}	V _{CC} =2.0V		-	0.8	0.5	V
		V _{CC} =4.5V		-	2.1	1.35	V
		V _{CC} =6.0V		-	2.8	1.8	V
HIGH-level output voltage	V _{OH}	V _I = V _{IH} or V _{IL}	I _O =-20uA; V _{CC} =2.0V	1.9	2.0	-	V
			I _O =-20uA; V _{CC} =4.5V	4.4	4.5	-	V
			I _O =-20uA; V _{CC} =6.0V	5.9	6.0	-	V
			I _O =-4.0mA; V _{CC} =4.5V	3.98	4.32	-	V
			I _O =-5.2mA; V _{CC} =6.0V	5.48	5.81	-	V
LOW-level output voltage	V _{OL}	V _I = V _{IH} or V _{IL}	I _O =20uA; V _{CC} =2.0V	-	0	0.1	V
			I _O =20uA; V _{CC} =4.5V	-	0	0.1	V
			I _O =20uA; V _{CC} =6.0V	-	0	0.1	V
			I _O =4.0mA; V _{CC} =4.5V	-	0.15	0.26	V
			I _O =5.2mA; V _{CC} =6.0V	-	0.16	0.26	V
input leakage current	I _I	V _I = V _{CC} or GND; V _{CC} =6.0V		-	-	±1	uA
supply current	I _{CC}	V _I = V _{CC} or GND; I _O =0A; V _{CC} =6.0V		-	-	8	uA
input capacitance	C _I	-		-	3.5	-	pF
AiP74HCT165							
HIGH-level input voltage	V _{IH}	V _{CC} =4.5V to 5.5V		2.0	1.6	-	V
LOW-level input voltage	V _{IL}	V _{CC} =4.5V to 5.5V		-	1.2	0.8	V
HIGH-level output voltage	V _{OH}	V _I = V _{IH} or V _{IL} ; V _{CC} =4.5V	I _O =-20uA	4.4	4.5	-	V
			I _O =-4.0mA	3.98	4.32	-	V
LOW-level output voltage	V _{OL}	V _I = V _{IH} or V _{IL}	I _O =20uA; V _{CC} =4.5V	-	0	0.1	V
			I _O =5.2mA; V _{CC} =6.0V	-	0.16	0.26	V
input leakage current	I _I	V _I =V _{CC} or GND; V _{CC} =6.0V		-	-	±1	uA
supply current	I _{CC}	V _I =V _{CC} or GND; I _O =0A; V _{CC} =6.0V		-	-	8.0	uA
additional supply current	ΔI _{CC}	per input pin; V _I =V _{CC} -2.1V; other inputs at V _{CC} or GND; V _{CC} =4.5V to 5.5V	Dn and DS inputs	-	35	126	uA
			CP, $\overline{\text{CE}}$, and $\overline{\text{PL}}$ inputs	-	65	234	uA
input capacitance	C _I	-		-	3.5	-	pF



3.3.2、DC Characteristics 2

($T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
AiP74HC165							
HIGH-level input voltage	V _{IH}	V _{CC} =2.0V		1.5	-	-	V
		V _{CC} =4.5V		3.15	-	-	V
		V _{CC} =6.0V		4.2	-	-	V
LOW-level input voltage	V _{IL}	V _{CC} =2.0V		-	-	0.5	V
		V _{CC} =4.5V		-	-	1.35	V
		V _{CC} =6.0V		-	-	1.8	V
HIGH-level output voltage	V _{OH}	V _I = V _{IH} or V _{IL}	I _O =-20uA; V _{CC} =2.0V	1.9	-	-	V
			I _O =-20uA; V _{CC} =4.5V	4.4	-	-	V
			I _O =-20uA; V _{CC} =6.0V	5.9	-	-	V
			I _O =-4.0mA; V _{CC} =4.5V	3.84	-	-	V
			I _O =-5.2mA; V _{CC} =6.0V	5.34	-	-	V
LOW-level output voltage	V _{OL}	V _I = V _{IH} or V _{IL}	I _O =20uA; V _{CC} =2.0V	-	-	0.1	V
			I _O =20uA; V _{CC} =4.5V	-	-	0.1	V
			I _O =20uA; V _{CC} =6.0V	-	-	0.1	V
			I _O =4.0mA; V _{CC} =4.5V	-	-	0.33	V
			I _O =5.2mA; V _{CC} =6.0V	-	-	0.33	V
input leakage current	I _I	V _I =V _{CC} or GND; V _{CC} =6.0V		-	-	±1	uA
supply current	I _{CC}	V _I =V _{CC} or GND; I _O =0A; V _{CC} =6.0V		-	-	80	uA
AiP74HCT165							
HIGH-level input voltage	V _{IH}	V _{CC} =4.5V to 5.5V		2.0	-	-	V
LOW-level input voltage	V _{IL}	V _{CC} =4.5V to 5.5V		-	-	0.8	V
HIGH-level output voltage	V _{OH}	V _I = V _{IH} or V _{IL} ; V _{CC} =4.5V	I _O =-20uA	4.4	-	-	V
			I _O =-4.0mA	3.84	-	-	V
LOW-level output voltage	V _{OL}	V _I = V _{IH} or V _{IL}	I _O =20uA; V _{CC} =4.5V	-	-	0.1	V
			I _O =5.2mA; V _{CC} =6.0V	-	-	0.33	V
input leakage current	I _I	V _I =V _{CC} or GND; V _{CC} =6.0V		-	-	±1	uA
supply current	I _{CC}	V _I =V _{CC} or GND; I _O =0A; V _{CC} =6.0V		-	-	80	uA
additional supply current	ΔI _{CC}	per input pin; V _I =V _{CC} -2.1V; other inputs at V _{CC} or GND; V _{CC} =4.5V to 5.5V	Dn and DS inputs	-	-	157.5	uA
			CP, $\overline{\text{CE}}$, and $\overline{\text{PL}}$ inputs	-	-	292.5	uA



3.3.3、DC Characteristics 3

($T_{amb} = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
AiP74HC165							
HIGH-level input voltage	V _{IH}	V _{CC} =2.0V		1.5	-	-	V
		V _{CC} =4.5V		3.15	-	-	V
		V _{CC} =6.0V		4.2	-	-	V
LOW-level input voltage	V _{IL}	V _{CC} =2.0V		-	-	0.5	V
		V _{CC} =4.5V		-	-	1.35	V
		V _{CC} =6.0V		-	-	1.8	V
HIGH-level output voltage	V _{OH}	V _I = V _{IH} or V _{IL}	I _O =-20uA; V _{CC} =2.0V	1.9	-	-	V
			I _O =-20uA; V _{CC} =4.5V	4.4	-	-	V
			I _O =-20uA; V _{CC} =6.0V	5.9	-	-	V
			I _O =-4.0mA; V _{CC} =4.5V	3.7	-	-	V
			I _O =-5.2mA; V _{CC} =6.0V	5.2	-	-	V
LOW-level output voltage	V _{OL}	V _I = V _{IH} or V _{IL}	I _O =20uA; V _{CC} =2.0V	-	-	0.1	V
			I _O =20uA; V _{CC} =4.5V	-	-	0.1	V
			I _O =20uA; V _{CC} =6.0V	-	-	0.1	V
			I _O =4.0mA; V _{CC} =4.5V	-	-	0.4	V
			I _O =5.2mA; V _{CC} =6.0V	-	-	0.4	V
input leakage current	I _I	V _I =V _{CC} or GND; V _{CC} =6.0V		-	-	±1	uA
supply current	I _{CC}	V _I =V _{CC} or GND; I _O =0A; V _{CC} =6.0V		-	-	160	uA
AiP74HCT165							
HIGH-level input voltage	V _{IH}	V _{CC} =4.5V to 5.5V		2.0	-	-	V
LOW-level input voltage	V _{IL}	V _{CC} =4.5V to 5.5V		-	-	0.8	V
HIGH-level output voltage	V _{OH}	V _I = V _{IH} or V _{IL} ; V _{CC} =4.5V	I _O =-20uA	4.4	-	-	V
			I _O =-4.0mA	3.7	-	-	V
LOW-level output voltage	V _{OL}	V _I = V _{IH} or V _{IL}	I _O =20uA; V _{CC} =4.5V	-	-	0.1	V
			I _O =5.2mA; V _{CC} =6.0V	-	-	0.4	V
input leakage current	I _I	V _I =V _{CC} or GND; V _{CC} =6.0V		-	-	±1	uA
supply current	I _{CC}	V _I =V _{CC} or GND; I _O =0A; V _{CC} =6.0V		-	-	160	uA
additional supply current	ΔI _{CC}	per input pin; V _I =V _{CC} -2.1V; other inputs at V _{CC} or GND; V _{CC} =4.5V to 5.5V	Dn and DS inputs	-	-	171.5	uA
			CP, $\overline{\text{CE}}$, and $\overline{\text{PL}}$ inputs	-	-	318.5	uA



3.3.4、AC Characteristics 1

($T_{amb}=25^{\circ}\text{C}$, $GND=0\text{V}$, $C_L=50\text{pf}$, unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
AiP74HC165						
propagation delay	t_{PLH}, t_{PHL}	CP, $\overline{CE}$ to Q7, $\overline{Q7}$; see Figure 6	$V_{CC}=2.0\text{V}$	-	52	165 ns
			$V_{CC}=4.5\text{V}$	-	19	33 ns
			$V_{CC}=5.0\text{V}; C_L=15\text{pF}$	-	16	- ns
			$V_{CC}=6.0\text{V}$	-	15	28 ns
		$\overline{PL}$ to Q7, $\overline{Q7}$; see Figure 7	$V_{CC}=2.0\text{V}$	-	50	165 ns
			$V_{CC}=4.5\text{V}$	-	18	33 ns
			$V_{CC}=5.0\text{V}; C_L=15\text{pF}$	-	15	- ns
			$V_{CC}=6.0\text{V}$	-	14	28 ns
		D7 to Q7, $\overline{Q7}$; see Figure 8	$V_{CC}=2.0\text{V}$	-	36	120 ns
			$V_{CC}=4.5\text{V}$	-	13	35 ns
			$V_{CC}=5.0\text{V}; C_L=15\text{pF}$	-	11	- ns
			$V_{CC}=6.0\text{V}$	-	10	32 ns
transition time	t_{THL}, t_{TLH}	Q7, $\overline{Q7}$ output; see Figure 6	$V_{CC}=2.0\text{V}$	-	19	75 ns
			$V_{CC}=4.5\text{V}$	-	7	15 ns
			$V_{CC}=6.0\text{V}$	-	6	13 ns
pulse width	t_w	CP input HIGH or LOW; see Figure 6	$V_{CC}=2.0\text{V}$	80	17	- ns
			$V_{CC}=4.5\text{V}$	16	6	- ns
			$V_{CC}=6.0\text{V}$	14	5	- ns
		$\overline{PL}$ input LOW; see Figure 7	$V_{CC}=2.0\text{V}$	80	14	- ns
			$V_{CC}=4.5\text{V}$	16	5	- ns
			$V_{CC}=6.0\text{V}$	14	4	- ns
recovery time	t_{rec}	$\overline{PL}$ to CP, $\overline{CE}$; see Figure 7	$V_{CC}=2.0\text{V}$	100	22	- ns
			$V_{CC}=4.5\text{V}$	20	8	- ns
			$V_{CC}=6.0\text{V}$	17	6	- ns
set-up time	t_{su}	DS to CP, $\overline{CE}$; see Figure 9	$V_{CC}=2.0\text{V}$	80	11	- ns
			$V_{CC}=4.5\text{V}$	16	4	- ns
			$V_{CC}=6.0\text{V}$	14	3	- ns
		$\overline{CE}$ to CP and CP to $\overline{CE}$; see Figure 9	$V_{CC}=2.0\text{V}$	80	17	- ns
			$V_{CC}=4.5\text{V}$	16	6	- ns
			$V_{CC}=6.0\text{V}$	14	5	- ns
		Dn to $\overline{PL}$; see Figure 10	$V_{CC}=2.0\text{V}$	80	22	- ns
			$V_{CC}=4.5\text{V}$	16	8	- ns
			$V_{CC}=6.0\text{V}$	14	6	- ns
hold time	t_h	DS to CP, $\overline{CE}$ and Dn to $\overline{PL}$; see Figure 9	$V_{CC}=2.0\text{V}$	5	2	- ns
			$V_{CC}=4.5\text{V}$	5	2	- ns
			$V_{CC}=6.0\text{V}$	5	2	- ns
		$\overline{CE}$ to CP and CP to $\overline{CE}$; see Figure 9	$V_{CC}=2.0\text{V}$	5	-17	- ns
			$V_{CC}=4.5\text{V}$	5	-6	- ns
			$V_{CC}=6.0\text{V}$	5	-5	- ns
maximum frequency	f_{max}	CP input; see Figure 6	$V_{CC}=2.0\text{V}$	6	17	- MHz
			$V_{CC}=4.5\text{V}$	30	-	- MHz



			$V_{CC}=5.0V; C_L=15pF$	32	-	-	MHz
			$V_{CC}=6.0V$	35	-	-	MHz
AiP74HCT165							
propagation delay	t_{PLH}, t_{PHL}	CP, $\overline{CE}$ to Q7, $\overline{Q7}$; see Figure 6	$V_{CC}=4.5V$	-	17	34	ns
			$V_{CC}=5.0V; C_L=15pF$	-	14	-	ns
		$\overline{PL}$ to Q7, $\overline{Q7}$; see Figure 7	$V_{CC}=4.5V$	-	20	40	ns
			$V_{CC}=5.0V; C_L=15pF$	-	17	-	ns
		D7 to Q7, $\overline{Q7}$; see Figure 8	$V_{CC}=4.5V$	-	14	35	ns
			$V_{CC}=5.0V; C_L=15pF$	-	11	-	ns
transition time	t_{THL}, t_{TLH}	Q7, $\overline{Q7}$ output; see Figure 6	$V_{CC}=4.5V$	-	7	15	ns
pulse width	t_w	CP input; see Figure 6	$V_{CC}=4.5V$	16	6	-	ns
		$\overline{PL}$ input; see Figure 7	$V_{CC}=4.5V$	20	9	-	ns
recovery time	t_{rec}	$\overline{PL}$ to CP, $\overline{CE}$; see Figure 7	$V_{CC}=4.5V$	20	8	-	ns
set-up time	t_{su}	DS to CP, $\overline{CE}$; see Figure 9	$V_{CC}=4.5V$	20	2	-	ns
		$\overline{CE}$ to CP and CP to $\overline{CE}$; see Figure 9	$V_{CC}=4.5V$	20	7	-	ns
		Dn to $\overline{PL}$; see Figure 10	$V_{CC}=4.5V$	20	10	-	ns
hold time	t_h	DS to CP, $\overline{CE}$ and Dn to $\overline{PL}$; see Figure 9	$V_{CC}=4.5V$	7	-1	-	ns
		$\overline{CE}$ to CP and CP to $\overline{CE}$; see Figure 9	$V_{CC}=4.5V$	0	-7	-	ns
maximum frequency	f_{max}	CP input; see Figure 6	$V_{CC}=4.5V$	26	-	-	MHz
			$V_{CC}=5.0V; C_L=15pF$	28	-	-	MHz



3.3.5、AC Characteristics 2

($T_{amb}=-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $GND=0V$, $C_L=50\text{pf}$, unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
AiP74HC165							
propagation delay	t_{PLH}, t_{PHL}	CP, $\overline{CE}$ to Q7, $\overline{Q7}$; see Figure 6	$V_{CC}=2.0V$	-	-	205	ns
			$V_{CC}=4.5V$	-	-	41	ns
			$V_{CC}=6.0V$	-	-	35	ns
		$\overline{PL}$ to Q7, $\overline{Q7}$; see Figure 7	$V_{CC}=2.0V$	-	-	205	ns
			$V_{CC}=4.5V$	-	-	41	ns
			$V_{CC}=6.0V$	-	-	35	ns
		D7 to Q7, $\overline{Q7}$; see Figure 8	$V_{CC}=2.0V$	-	-	150	ns
			$V_{CC}=4.5V$	-	-	38	ns
			$V_{CC}=6.0V$	-	-	35	ns
transition time	t_{THL}, t_{TLH}	Q7, $\overline{Q7}$ output; see Figure 6	$V_{CC}=2.0V$	-	-	95	ns
			$V_{CC}=4.5V$	-	-	19	ns
			$V_{CC}=6.0V$	-	-	16	ns
pulse width	t_w	CP input HIGH or LOW; see Figure 6	$V_{CC}=2.0V$	100	-	-	ns
			$V_{CC}=4.5V$	20	-	-	ns
			$V_{CC}=6.0V$	17	-	-	ns
		$\overline{PL}$ input LOW; see Figure 7	$V_{CC}=2.0V$	100	-	-	ns
			$V_{CC}=4.5V$	20	-	-	ns
			$V_{CC}=6.0V$	17	-	-	ns
recovery time	t_{rec}	$\overline{PL}$ to CP, $\overline{CE}$; see Figure 7	$V_{CC}=2.0V$	125	-	-	ns
			$V_{CC}=4.5V$	25	-	-	ns
			$V_{CC}=6.0V$	21	-	-	ns
set-up time	t_{su}	DS to CP, $\overline{CE}$; see Figure 9	$V_{CC}=2.0V$	100	-	-	ns
			$V_{CC}=4.5V$	20	-	-	ns
			$V_{CC}=6.0V$	17	-	-	ns
		$\overline{CE}$ to CP and CP to $\overline{CE}$; see Figure 9	$V_{CC}=2.0V$	100	-	-	ns
			$V_{CC}=4.5V$	20	-	-	ns
			$V_{CC}=6.0V$	17	-	-	ns
		Dn to $\overline{PL}$; see Figure 10	$V_{CC}=2.0V$	100	-	-	ns
			$V_{CC}=4.5V$	20	-	-	ns
			$V_{CC}=6.0V$	17	-	-	ns
hold time	t_h	DS to CP, $\overline{CE}$ and Dn to $\overline{PL}$; see Figure 9	$V_{CC}=2.0V$	5	-	-	ns
			$V_{CC}=4.5V$	5	-	-	ns
			$V_{CC}=6.0V$	5	-	-	ns
		$\overline{CE}$ to CP and CP to $\overline{CE}$; see Figure 9	$V_{CC}=2.0V$	5	-	-	ns
			$V_{CC}=4.5V$	5	-	-	ns
			$V_{CC}=6.0V$	5	-	-	ns
maximum frequency	f_{max}	CP input; see Figure 6	$V_{CC}=2.0V$	5	-	-	MHz
			$V_{CC}=4.5V$	24	-	-	MHz
			$V_{CC}=6.0V$	28	-	-	MHz
AiP74HCT165							



propagation delay	t_{PLH}, t_{PHL}	CP, $\overline{CE}$ to Q7, $\overline{Q7}$; see Figure 6	$V_{CC}=4.5V$	-	-	43	ns
		$\overline{PL}$ to Q7, $\overline{Q7}$; see Figure 7	$V_{CC}=4.5V$	-	-	50	ns
		D7 to Q7, $\overline{Q7}$; see Figure 8	$V_{CC}=4.5V$	-	-	38	ns
transition time	t_{THL}, t_{TLH}	Q7, $\overline{Q7}$ output; see Figure 6	$V_{CC}=4.5V$	-	-	19	ns
pulse width	t_w	CP input; see Figure 6	$V_{CC}=4.5V$	20	-	-	ns
		$\overline{PL}$ input; see Figure 7	$V_{CC}=4.5V$	25	-	-	ns
recovery time	t_{rec}	$\overline{PL}$ to CP, $\overline{CE}$; see Figure 7	$V_{CC}=4.5V$	25	-	-	ns
set-up time	t_{su}	DS to CP, $\overline{CE}$; see Figure 9	$V_{CC}=4.5V$	25	-	-	ns
		$\overline{CE}$ to CP and CP to $\overline{CE}$; see Figure 9	$V_{CC}=4.5V$	25	-	-	ns
		Dn to $\overline{PL}$; see Figure 10	$V_{CC}=4.5V$	25	-	-	ns
hold time	t_h	DS to CP, $\overline{CE}$ and Dn to $\overline{PL}$; see Figure 9	$V_{CC}=4.5V$	9	-	-	ns
		$\overline{CE}$ to CP and CP to $\overline{CE}$; see Figure 9	$V_{CC}=4.5V$	0	-	-	ns
maximum frequency	f_{max}	CP input; see Figure 6	$V_{CC}=4.5V$	21	-	-	MHz



3.3.6、AC Characteristics 3

($T_{amb}=-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $GND=0\text{V}$, $C_L=50\text{pf}$, unless otherwise specified.)

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
AiP74HC165							
propagation delay	t_{PLH}, t_{PHL}	CP, $\overline{CE}$ to Q7, $\overline{Q7}$; see Figure 6	$V_{CC}=2.0V$	-	-	250	ns
			$V_{CC}=4.5V$	-	-	50	ns
			$V_{CC}=6.0V$	-	-	43	ns
		$\overline{PL}$ to Q7, $\overline{Q7}$; see Figure 7	$V_{CC}=2.0V$	-	-	250	ns
			$V_{CC}=4.5V$	-	-	50	ns
			$V_{CC}=6.0V$	-	-	43	ns
		D7 to Q7, $\overline{Q7}$; see Figure 8	$V_{CC}=2.0V$	-	-	180	ns
			$V_{CC}=4.5V$	-	-	42	ns
			$V_{CC}=6.0V$	-	-	38	ns
transition time	t_{THL}, t_{TLH}	Q7, $\overline{Q7}$ output; see Figure 6	$V_{CC}=2.0V$	-	-	110	ns
			$V_{CC}=4.5V$	-	-	22	ns
			$V_{CC}=6.0V$	-	-	19	ns
pulse width	t_w	CP input HIGH or LOW; see Figure 6	$V_{CC}=2.0V$	120	-	-	ns
			$V_{CC}=4.5V$	24	-	-	ns
			$V_{CC}=6.0V$	20	-	-	ns
		$\overline{PL}$ input LOW; see Figure 7	$V_{CC}=2.0V$	120	-	-	ns
			$V_{CC}=4.5V$	24	-	-	ns
			$V_{CC}=6.0V$	20	-	-	ns
recovery time	t_{rec}	$\overline{PL}$ to CP, $\overline{CE}$; see Figure 7	$V_{CC}=2.0V$	150	-	-	ns
			$V_{CC}=4.5V$	30	-	-	ns
			$V_{CC}=6.0V$	26	-	-	ns
set-up time	t_{su}	DS to CP, $\overline{CE}$; see Figure 9	$V_{CC}=2.0V$	120	-	-	ns
			$V_{CC}=4.5V$	24	-	-	ns
			$V_{CC}=6.0V$	20	-	-	ns
		$\overline{CE}$ to CP and CP to $\overline{CE}$; see Figure 9	$V_{CC}=2.0V$	120	-	-	ns
			$V_{CC}=4.5V$	24	-	-	ns
			$V_{CC}=6.0V$	20	-	-	ns
		Dn to $\overline{PL}$; see Figure 10	$V_{CC}=2.0V$	120	-	-	ns
			$V_{CC}=4.5V$	24	-	-	ns
			$V_{CC}=6.0V$	20	-	-	ns
hold time	t_h	DS to CP, $\overline{CE}$ and Dn to $\overline{PL}$; see Figure 9	$V_{CC}=2.0V$	5	-	-	ns
			$V_{CC}=4.5V$	5	-	-	ns
			$V_{CC}=6.0V$	5	-	-	ns
		$\overline{CE}$ to CP and CP to $\overline{CE}$; see Figure 9	$V_{CC}=2.0V$	5	-	-	ns
			$V_{CC}=4.5V$	5	-	-	ns
			$V_{CC}=6.0V$	5	-	-	ns
maximum frequency	f_{max}	CP input; see Figure 6	$V_{CC}=2.0V$	5	-	-	MHz
			$V_{CC}=4.5V$	20	-	-	MHz
			$V_{CC}=6.0V$	24	-	-	MHz
AiP74HCT165							



propagation delay	t_{PLH}, t_{PHL}	CP, $\overline{CE}$ to Q7, $\overline{Q7}$; see Figure 6	$V_{CC}=4.5V$	-	-	51	ns
		$\overline{PL}$ to Q7, $\overline{Q7}$; see Figure 7	$V_{CC}=4.5V$	-	-	60	ns
		D7 to Q7, $\overline{Q7}$; see Figure 8	$V_{CC}=4.5V$	-	-	42	ns
transition time	t_{THL}, t_{TLH}	Q7, $\overline{Q7}$ output; see Figure 6	$V_{CC}=4.5V$	-	-	22	ns
pulse width	t_w	CP input; see Figure 6	$V_{CC}=4.5V$	24	-	-	ns
		$\overline{PL}$ input; see Figure 7	$V_{CC}=4.5V$	30	-	-	ns
recovery time	t_{rec}	$\overline{PL}$ to CP, $\overline{CE}$; see Figure 7	$V_{CC}=4.5V$	30	-	-	ns
set-up time	t_{su}	DS to CP, $\overline{CE}$; see Figure 9	$V_{CC}=4.5V$	30	-	-	ns
		$\overline{CE}$ to CP and CP to $\overline{CE}$; see Figure 9	$V_{CC}=4.5V$	30	-	-	ns
		Dn to $\overline{PL}$; see Figure 10	$V_{CC}=4.5V$	30	-	-	ns
hold time	t_h	DS to CP, $\overline{CE}$ and Dn to $\overline{PL}$; see Figure 9	$V_{CC}=4.5V$	11	-	-	ns
		$\overline{CE}$ to CP and CP to $\overline{CE}$; see Figure 9	$V_{CC}=4.5V$	0	-	-	ns
maximum frequency	f_{max}	CP input; see Figure 6	$V_{CC}=4.5V$	17	-	-	MHz



4、Testing Circuit

4.1、AC Testing Circuit




Figure 5. Test circuit for measuring switching times

Definitions for test circuit:

C_L =load capacitance including jig and probe capacitance.

R_T =termination resistance should be equal to the output impedance Z_o of the pulse generator.

R_L =Load resistance.

S1=Test selection switch.

4.2、AC Testing Waveforms




Figure 6. The clock (CP) or clock enable ($\overline{CE}$) to output (Q7 or $\overline{Q7}$) propagation delays, the clock pulse width, the maximum clock frequency and the output transition times




Figure 7. The parallel load ($\overline{PL}$) pulse width, the parallel load to output (Q7 or $\overline{Q7}$) propagation delays, the parallel load to clock (CP) and clock enable ($\overline{CE}$) recovery time





Figure 8. The data input (D7) to output (Q7 or $\overline{Q7}$) propagation delays when $\overline{PL}$ is LOW



(1) $\overline{CE}$ may change only from HIGH-to-LOW while CP is LOW.

Figure 9. The set-up and hold times from the serial data input (DS) to the clock (CP) and clock enable ($\overline{CE}$) inputs, from the clock enable input ($\overline{CE}$) to the clock input (CP) and from the clock input (CP) to the clock enable input ($\overline{CE}$)




Figure 10. The set-up and hold times from the data inputs (Dn) to the parallel load input (PL)

4.3、Measurement Points

Type	Input		Output
	V_I	V_M	V_M
AiP74HC165	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
AiP74HCT165	3V	1.3V	1.3V


4.4、Test Data

Type	Input		Load		S1 position
	V_I	t_r, t_f	C_L	R_L	t_{PHL}, t_{PLH}
AiP74HC165	V_{CC}	6.0ns	15pF, 50pF	1k Ω	open
AiP74HCT165	3.0V	6.0ns	15pF, 50pF	1k Ω	open



5、Package Information



5.1、DIP16



2023/12/A	Dimensions In Millimeters	
Symbol	Min	Max
A2	3.20	3.60
A1	0.51	—
A	3.60	5.33
L	3.00	—
b	0.36	0.56
B1	1.52	
D	18.80	19.94
E1	6.20	6.60
e	2.54	
c	0.20	0.36
eB	7.62	9.30




5.2、SOP16



2023/12/A	Dimensions In Millimeters	
Symbol	Min.	Max.
A	1.35	1.80
A1	0.10	0.25
A2	1.25	1.55
b	0.33	0.51
c	0.19	0.25
D	9.50	10.10
E	5.80	6.30
E1	3.70	4.10
e	1.27	
L	0.35	0.89
θ	0°	8°




5.3、TSSOP16



2023/12/A	Dimensions In Millimeters	
Symbol	Min	Max
A	—	1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
c	0.09	0.20
D	4.90	5.10
E1	4.30	4.50
E	6.20	6.60
e	0.65	
L	0.45	0.75
θ	0°	8°



5.4、DHVQFN16



2023/12/A	Dimensions In Millimeters	
Symbol	Min	Max
A	0.80	1.00
A1	0.00	0.05
A2	0.60	0.70
A3	0.20	
D	2.40	2.60
E	3.40	3.60
e	0.50	
b	0.18	0.30
L	0.30	0.50
D1	0.85	1.15
E1	1.85	2.15



6、Statements And Notes

6.1、The name and content of Hazardous substances or Elements in the product

Part name	Hazardous substances or Elements									
	Lead and lead compounds	Mercury and mercury compounds	Cadmium and cadmium compounds	Hexavalent chromium compounds	Polybrominated biphenyls	Polybrominated biphenyl ethers	Dibutyl phthalate	Butylbenzyl phthalate	Di-2-ethylhexyl phthalate	Diisobutyl phthalate
Lead frame	○	○	○	○	○	○	○	○	○	○
Plastic resin	○	○	○	○	○	○	○	○	○	○
Chip	○	○	○	○	○	○	○	○	○	○
The lead	○	○	○	○	○	○	○	○	○	○
Plastic sheet installed	○	○	○	○	○	○	○	○	○	○
explanation	○: Indicates that the content of hazardous substances or elements in the detection limit of the following the SJ/T11363-2006 standard. ×: Indicates that the content of hazardous substances or elements exceeding the SJ/T11363-2006 Standard limit requirements.									

6.2、Notes

We recommend you to read this chapter carefully before using this product.

The information in this chapter is provided for reference only and i-Core disclaims any express or implied warranties, including but not limited to applicability, special application or non-infringement of third party rights.

This product is not suitable for critical equipment such as life-saving, life-sustaining or safety equipment. It is also not suitable for applications that may result in personal injury, death, or serious property or environmental damage due to product malfunction or failure. I-Core will not be liable for any damages incurred by the customers at their own risk for such applications.

The customer is responsible for conducting all necessary tests i-Core's application to avoid failure in the application or the application of the customer's third party users. I-Core does not accept any liability.

The Company reserves the right to change or improve the information published in this chapter at any time. The information in this chapter are subject to change without notice. We recommend the customer to consult our sales staff before purchasing.

Please obtain related materials from i-Core's regular channels and we are not responsible for its content if it is provided by sources other than our company.

In case of any conflict between the Chinese and English version, the version is subject to the Chinese one.